

Day 22: November 14, 2018
Verification 2

## Message

- If you don't test it, it doesn't work.
- Testing can only prove the presence of bugs, not the absence.
- Full verification strategy is more than testing.
Message
- If you don't test it, it doesn't work.
- Testing can only prove the presence of
bugs, not the absence.
- Full verification strategy is more than
testing.


## Today

- Unit and Component Tests
- Assertions
- Proving correctness
- FSM Equivalence
- Timing and Testing

Day 20

## Automated

- Testing suite must be automated
- Single script or make build to run
- Just start the script
- Runs through all testing and comparison without manual interaction
- Including scoring and reporting a single pass/fail result
- Maybe a count of failing cases


## Testing with Reference Specification

Validate the design by testing it:

- Create a set of test inputs
- Apply test inputs
- To implementation under test
- To reference specification
- Collect response outputs
- Check if outputs match


## Regression Test

- Regression Test -- Suite of tests to run and validate functionality


## Unit Tests

- Regression for individual components
- Good to validate independently
- Lower complexity
- Fewer tests
- Complete quickly

- Make sure component(s) working before run top-level design tests
- One strategy for long top-level regression
- Also useful

Reuse component; understanding what broke

## Functional Scaffolding

- If functional decomposed into components like implementation
- Replace individual components with implementation
- Use reference/functional spec for rest
- Independent test of integration for that module



## Decompose Specification

- Should specification decompose like implementation?
- ultimate golden reference
- Only if that decomposition is simplest
- But, worth refining
- Golden reference simplest
- Intermediate functional decomposed
- Validate it versus golden
- Still simpler than final implementation
- Then use with implementation


## Functional Scaffolding

- If functional decomposed into components like implementation
- Replace individual components with implementation
- Use reference/functional spec for rest



## Functional Scaffolding

- If functional decomposed into components like implementation
- Run reference component and implementation together and check outputs



## Test Decomposition

- Just as decomposition useful for design complexity management,
- decomposition useful for verification - ...and debugging



## Assertion

- Predicate (Boolean expression) that must be true
- Invariant
- Expect/demand this property to always hold
- Never vary $\rightarrow$ never not be true


## Equivalence with Reference as Assertion

- Match of test and golden reference is a heavy-weight example of an assertion
- r=fimpl(in);
- assert (r==fgolden(in));


## Assertion as Invariant

- May express a property that must hold without expressing how to compute it.
int res[2];
res=divide(n,d);
assert(res[QUOTIENT] *d+res[REMAINDER]==n);


## Preclass 1

What property needs to hold on 1 ?
s=packetsum(p);
l=packetlen(p);
res=divide(s,l);

- Allows continuum expression computation) than full equivalence check
- Typically less complete than full check


## Check a Requirement

```
s=packetsum(p);
l=packetlen(p);
assert(l!=0);
res=divide(s,l);
```


## Merge using Streams

- Merging two sorted list is a streaming operation
- int aptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For (i=0;i<MCNT;i++)

If ((aptr<ACNT) \&\& (bptr<BCNT)) If (ain>bin) \{ ostream.write(ain); aptr++; astream.read(ain);\} Else
\{ ostream.write(bin) bptr++; bstream.read(bin);\}
Else. th. copy over remaining from astream/bstream 21

## Merge Requirement

- Require: astream, bstream sorted
- Int ptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For ( $\mathrm{i}=0$; i<MCNT; $; \mathbf{i + +}$ )

If ((aptr<ACNT) \&\& (bptr<BCNT))
If (ain>bin)
\{ ostream.write(ain); aptr++;
int prev_ain=ain; astream.read(ain);
assert(prev_ain<=ain);
\}
inn ESE532 Fall 2018 -- DeHon

## Preclass 2

What must be true of a[found] before return?
int findloc (int target, int *a, int *value, int limit) \{
int found=-1,
for (int $i=0 ; i<\max ; i++$ ) if (a[i]==target)
if (found<0) found=i;
else (if (value[i]>value[found]) found=i;
return(found);
\}

## Merge Requirement

- Require: astream, bstream sorted
- int aptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For (i=0;i<MCNT;i++)

If ((aptr<ACNT) \&\& (bptr<BCNT))
If (ain>bin) \{ ostream.write(ain); aptr++; astream.read(ain);\} Else
\{ ostream.write(bin) bptr++; bstream.read(bin);\} Else // copy over remaining from astream/bstream
Penn ESE532 Fall 2018 -- DeHon

## Merge with Order Assertion

- When composed
- Every downstream merger checks work of predecessor



## Merge Requirement

- Require: astream, bstream sorted
- Requirement that input be sorted is good
- And not hard to check
- Not comprehensive
- Weaker than saying output is a sorted version of input
-What errors would it allow?


## Assertion Roles

- Specification (maybe partial)
- May address state that doesn't exist in gold reference
- Documentation
- This is what I expect to be true
- Needs to remain true as modify in the future
- Defensive programming
- Catch violation of input requirements
- Catch unexpected events, inputs
- Early failure detection
-5.Validate that something isn't happening


## What do with Assertions?

- Include logic during testing (verification)
- Omit once tested
- Compiler/library/macros omit code
- Keep in source code
- Maybe even synthesize to gate logic for FPGA testing
- When assertion fail
- Count
- Break program for debugging (dump core)


## Assertion Discipline

- Worthwhile discipline
- Consider, document input/usage requirements
- Consider and document properties that must always hold
- Good to write those down
- As precisely as possible
- Good to check assumptions hold

Penn ESE532 Fall 2018 -- DeHon

## Prove Equivalence

- Testing is a subset of Verification
- Testing can only prove the presence of bugs, not the absence.
- Depends on picking an adequate set of tests
- Can we guarantee that all behaviors are the correct? Same as reference? Seen all possible behaviors?


## Idea

- Reason about all behaviors
- Response to all possible inputs
- Try to find if there is any way to reach disagreement with specification
- Or can prove that they always agree
- Still demands specification


## Formal Equivalence with Reference Specification

Validate the design by proving equivalence between:

- implementation under test
- reference specification


## Testing with Reference

 SpecificationValidate the design by testing it:

- Create a set of test inputs
- Apply test inputs
- To implementation under test
- To reference specification
- Collect response outputs
- Check if outputs match

Day 20

$\qquad$

## FSM Equivalence

- Illustrate with concrete model of FSM equivalence
- Is some implementation FSM
- Equivalent to reference FSM




## Composite FSM

- Work

At most |alphabet|*|State1|*|State2| edges == work

- Can group together original edges
- i.e. in each state compute intersections of outgoing edges
- Really at most $\left|\mathrm{E}_{1}\right|^{*}\left|\mathrm{E}_{2}\right|$


## Reachable Mismatch

- Now that we have a composite state machine, with this construction
- Question: does this composite state machine ever produce a 1?
- Is there a reachable state that has differing outputs?


## Composite FSM

- How much work?
- Hint:
- Maximum number of composite states
(state pairs)
- Maximum number of edges from each state pair?
- Work per edge?


## Non-Equivalence

- State $\left\{\mathrm{S}_{\mathrm{i}}, \mathrm{S} 2_{\mathrm{j}}\right\}$ demonstrates nonequivalence iff
- \{S1 $\left.{ }_{\mathrm{i}}, \mathrm{S} 2_{\mathrm{j}}\right\}$ reachable
- On some input, State $\mathrm{S} 1_{i}$ and $\mathrm{S} 2_{j}$ produce different outputs
- If $S 1_{i}$ and $S 2_{i j}$ have the same outputs for all composite states, it is impossible to distinguish the machines
- They are equivalent
- A reachable state with differing outputs

Penn EsE532 Fallmplies the machines are not identical

## Answering Reachability

- Start at composite start state $\left\{\mathrm{S} 1_{0}, \mathrm{~S} 2_{0}\right\}$
- Search for path to a differing state
- Use any search
- Breadth-First Search, Depth-First Search
- End when find differing state - Not equivalent
- OR when have explored entire reachable graph without finding - Are equivalent


## Reachability Search

- Worst: explore all edges at most once $-\mathrm{O}(|E|)=O\left(\left|\mathrm{E}_{1}\right|^{*}\left|\mathrm{E}_{2}\right|\right)$
- Can combine composition construction and search
- i.e. only follow edges which fill-in as search
- (way described)


## Creating Composite FSM

- Assume know start state for each FSM
- Each state in composite is labeled by the pair $\left\{S 1_{i}, S 2_{j}\right\}$
- Start in $\left\{\mathrm{S} 1_{0}, \mathrm{~S} 2_{0}\right\}$
- For each symbol a, create a new edge:
$-\mathrm{T}\left(\mathrm{a},\left\{\mathrm{S} 1_{0}, \mathrm{~S} 2_{0}\right\}\right) \rightarrow\left\{\mathrm{S}_{1}, \mathrm{~S} 2_{j}\right\}$
- If $T_{1}\left(a, S 1_{0}\right) \rightarrow S 1_{i}$ and $T_{2}\left(a, S 2_{0}\right) \rightarrow S 2_{j}$
- Check that both state machines produce same outputs on input symbol a
- Repeat for each composite state reached



## FSM $\rightarrow$ Model Checking

- FSM case simple - only deal with states
- More general, need to deal with
- operators (add, multiply, divide)
- Wide word registers in datapath
- Cause state exponential in register bits
- Tricks
- Treat operators symbolically
- Separate operator verification from control verif.
- Abstract out operator width
- Similar flavor of case-based search
${ }_{32}$ F Collonditionals need to be evaluated symbolically 47


## Formal Equivalence Checking

- Rich set of work on formal models for equivalence
- Challenges and innovations to making search tractable
- Common versions
- Model Checking (2007 Turing Award)
- Bounded Model Checking


## Timing

## Tokens

- Use data presence to indicate when producing a value
- Only compare corresponding outputs
- Only store present outputs from computations, since that's all comparing


## Challenge

- Cannot record at full implementation rate
- Inadequate bandwidth to
- Store off to disk
- Get out of chip
- Cannot record all the data you might want to compare at full rate


## Timing

- Record timestamp from implementation
- Allow reference specification to specify its time stamps
- "Model this as taking one cycle"
- Or requirements on its timestamps
- This must occur before cycle 63
- This must occur between cycle 60 and 65
- Compare values and times


## At Speed Testing

- Compiled assertions might help
- Perform the check at full rate so don't need to record
- Capture bursts to on-chip memory
- Higher bandwidth
- ...but limited capacity, so cannot operate continuously


## Bursts to Memory

- Run in bursts
- Repeat
- Enable computation
- Run at full rate storing to memory buffer
- Stall computation
- Offload memory buffer at (lower) available bandwidth
- (possibly check against golden model)


## Burst Testing

- Issue
- May only see high speed for computation/interactions that occur within a burst period
- May miss interaction at burst boundaries
- Mitigation
- Rerun with multiple burst boundary offsets
- So all interactions occur within some burst
- Decorrelate interaction and burst boundary


## Decompose Verification

- Does it function correctly?
-What speed does it operate it?
- Does it continue to work correctly at that speed?


## Generalize

- Generalize to input and output
- Feed from memories
- Compute full rate
- Write into memory

- Can run at high rate for number of cycles can store inputs and outputs


## Timing Validation

- Doesn't need to be all testing either
- Static Timing Analysis to determine viable clock frequency - As Vivado is providing for you
- Cycle estimates as get from Vivado - II, to evaluate a function
- Worst-Case Execution Time for software

Penn ESE532 Fall 2018 -- DeHon

## Big Ideas

- Assertions valuable
- Reason about requirements and invariants
- Explicitly validate
- Formally validate equivalence when possible
- Extend techniques to address timing and support at-speed tests


## Admin

- P3 due Friday
- P4 out
- Next week: Thanksgiving Week
- Lecture on Monday
- No lecture on Wednesday
- Because it is a virtual "Friday"

