

ESE532: System-on-a-Chip Architecture

Day 22: November 14, 2018
Verification 2



Today

- Unit and Component Tests
- Assertions
- Proving correctness
 - FSM Equivalence
- Timing and Testing

Message

- If you don't test it, it doesn't work.
- Testing can only prove the presence of bugs, not the absence.
 - Full verification strategy is more than testing.

Testing with Reference Specification

Day 20

Validate the design by testing it:

- Create a set of test inputs
- Apply test inputs
 - To implementation under test
 - To reference specification
- Collect response outputs
- Check if outputs match

Automated

Day 20

- Testing suite **must** be automated
 - Single script or make build to run
 - Just start the script
 - Runs through all testing and comparison without manual interaction
 - Including scoring and reporting a single pass/fail result
 - Maybe a count of failing cases


Regression Test

Day 20

- Regression Test -- Suite of tests to run and validate functionality

Unit Tests


- Regression for individual components
- Good to validate independently
- Lower complexity
 - Fewer tests
 - Complete quickly
- Make sure component(s) working before run top-level design tests
 - One strategy for long top-level regression
- Also useful



Penn ESE532 Fall 2018 -- DeHon 7

Functional Scaffolding

- If functional decomposed into components like implementation
- Replace individual components with implementation
 - Use reference/functional spec for rest




Penn ESE532 Fall 2018 -- DeHon

8

Functional Scaffolding

- If functional decomposed into components like implementation
- Replace individual components with implementation
 - Use reference/functional spec for rest
- Independent test of **integration** for that module




Penn ESE532 Fall 2018 -- DeHon

9

Functional Scaffolding

- If functional decomposed into components like implementation
- Run reference component and implementation together and check outputs



Penn ESE532 Fall 2018 -- DeHon

10

Decompose Specification

- Should specification decompose like implementation?
 - ultimate golden reference
 - Only if that decomposition is simplest
- But, worth refining
 - Golden reference simplest
 - Intermediate functional decomposed
 - Validate it versus golden
 - Still simpler than final implementation
 - Then use with implementation

Penn ESE532 Fall 2018 -- DeHon

11

Test Decomposition

- Just as decomposition useful for design complexity management,
- decomposition useful for verification
 - ...and debugging

Penn ESE532 Fall 2018 -- DeHon

12

Assertions

Assertion

- Predicate (Boolean expression) that must be true
- Invariant
 - Expect/demand this property to always hold
 - Never vary → never not be true

Equivalence with Reference as Assertion

- Match of test and golden reference is a heavy-weight example of an assertion
- `r=fimpl(in);`
- `assert (r==fgolden(in));`

Assertion as Invariant

- May express a property that must hold without expressing how to compute it.

```
int res[2];
res=divide(n,d);
assert(res[QUOTIENT]*d+res[REMAINDER]==n);
```

Lightweight

- Typically lighter weight (less computation) than full equivalence check
- Typically less complete than full check
- Allows continuum expression

Preclass 1

What property needs to hold on `l`?

```
s=packetsum(p);
l=packetlen(p);
res=divide(s,l);
```

Check a Requirement

```
s=packetsum(p);
l=packetlen(p);
assert(l!=0);
res=divide(s,l);
```

Penn ESE532 Fall 2018 -- DeHon

19

Preclass 2

What must be true of a[found] before return?

```
int findloc(int target, int *a, int *value, int limit) {
    int found=-1;
    for (int i=0;i<max;i++)
        if (a[i]==target)
            if (found<0) found=i;
            else if (value[i]>value[found]) found=i;
    return(found);
}
```

Penn ESE532 Fall 2018 -- DeHon

20

Merge using Streams

Day 13

- Merging two sorted list is a streaming operation
- int aptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For (i=0;i<MCNT;i++)
If ((aptr<ACNT) && (bptr<BCNT))
If (ain>bin)
{ ostream.write(ain); aptr++; astream.read(ain);}
Else
{ ostream.write(bin) bptr++; bstream.read(bin);}
Else // copy over remaining from astream/bstream21

Penn ESE532 Fall 2018 -- DeHon

Merge Requirement

- Require: astream, bstream sorted
- int aptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For (i=0;i<MCNT;i++)
If ((aptr<ACNT) && (bptr<BCNT))
If (ain>bin)
{ ostream.write(ain); aptr++; astream.read(ain);}
Else
{ ostream.write(bin) bptr++; bstream.read(bin);}
Else // copy over remaining from astream/bstream

Penn ESE532 Fall 2018 -- DeHon

22

Merge Requirement


- Require: astream, bstream sorted
- Int ptr; int bptr;
- astream.read(ain); bstream.read(bin)
- For (i=0;i<MCNT;i++)
If ((aptr<ACNT) && (bptr<BCNT))
If (ain>bin)
{ ostream.write(ain); aptr++;
int prev_ain=ain; astream.read(ain);
assert(prev_ain<=ain);
}
}

Penn ESE532 Fall 2018 -- DeHon

23

Merge with Order Assertion

- When composed
– Every downstream merger checks work of predecessor



Penn ESE532 Fall 2018 -- DeHon

24

Merge Requirement

- Require: astream, bstream sorted
- Requirement that input be sorted is good
 - And not hard to check
- Not comprehensive
 - Weaker than saying output is a sorted version of input
- What errors would it allow?

What do with Assertions?

- Include logic during testing (verification)
- Omit once tested
 - Compiler/library/macros omit code
 - Keep in source code
- Maybe even synthesize to gate logic for FPGA testing
- When assertion fail
 - Count
 - Break program for debugging (dump core)

Assertion Roles

- Specification (maybe partial)
 - May address state that doesn't exist in gold reference
- Documentation
 - This is what I expect to be true
 - Needs to remain true as modify in the future
- Defensive programming
 - Catch violation of input requirements
- Catch unexpected events, inputs
- Early failure detection

Assertion Discipline

- Worthwhile discipline
 - Consider, document input/usage requirements
 - Consider and document properties that must always hold
- Good to write those down
 - As precisely as possible
- Good to check assumptions hold

Equivalence Proof

FSM

Prove Equivalence

- Testing is a subset of Verification
- Testing can only prove the presence of bugs, not the absence.
- Depends on picking an adequate set of tests
- Can we guarantee that all behaviors are the correct? Same as reference?
Seen all possible behaviors?

Idea

- Reason about all behaviors
 - Response to all possible inputs
- Try to find if there is any way to reach disagreement with specification
- Or can prove that they always agree

- Still demands specification

Penn ESE532 Fall 2018 -- DeHon

31

Testing with Reference Specification

Day 20

Validate the design by testing it:

- Create a set of test inputs
- Apply test inputs
 - To implementation under test
 - To reference specification
- Collect response outputs
- Check if outputs match

Penn ESE532 Fall 2018 -- DeHon

32

Formal Equivalence with Reference Specification

Validate the design by proving equivalence between:

- implementation under test
- reference specification

Penn ESE532 Fall 2018 -- DeHon

33

FSM Equivalence


- Illustrate with concrete model of FSM equivalence
 - Is some implementation FSM
 - Equivalent to reference FSM

Penn ESE532 Fall 2018 -- DeHon

34

Compare

- Start with golden model setup
 - Run both and compare output
- Create composite FSM
 - Start with both FSMs
 - Connect common inputs together (Feed both FSMs)
 - XOR together outputs of two FSMs
 - Xor's will be 1 if they disagree, 0 otherwise




Penn ESE532 Fall 2018 -- DeHon

5

Compare

- Create composite FSM
 - Start with both FSMs
 - Connect common inputs together (Feed both FSMs)
 - XOR together outputs of two FSMs
 - Xor's will be 1 if they disagree, 0 otherwise
- Ask if the new machine ever generate a 1 on an xor output (signal disagreement)
 - Any 1 is a proof of non-equivalence
 - Never produce a 1 → equivalent




Penn ESE532 Fall 2018 -- DeHon

36

Creating Composite FSM

- Assume know start state for each FSM
- Each state in composite is labeled by the pair $\{S1_i, S2_j\}$
 - How many such states?
- Start in $\{S1_0, S2_0\}$
- For each input a , create a new edge:
 - $T(a, \{S1_0, S2_0\}) \rightarrow \{S1_i, S2_j\}$
 - If $T_1(a, S1_0) \rightarrow S1_i$, and $T_2(a, S2_0) \rightarrow S2_j$
- Repeat for each composite state reached



Penn ESE532 Fall 2018 -- DeHon

37

Composite FSM

- How much work?
- Hint:
 - Maximum number of composite states (state pairs)
 - Maximum number of edges from each state pair?
 - Work per edge?

Penn ESE532 Fall 2018 -- DeHon

38

Composite FSM

- Work
 - At most $|\text{alphabet}| * |\text{State1}| * |\text{State2}|$ edges
 - == work
- Can group together original edges
 - *i.e.* in each state compute intersections of outgoing edges
 - Really at most $|E_1| * |E_2|$

Penn ESE532 Fall 2018 -- DeHon

39

Non-Equivalence

- State $\{S1_i, S2_j\}$ demonstrates non-equivalence iff
 - $\{S1_i, S2_j\}$ reachable
 - On some input, State $S1_i$ and $S2_j$ produce different outputs
- If $S1_i$ and $S2_j$ have the same outputs for all composite states, it is impossible to distinguish the machines
 - They are equivalent
- A **reachable** state with differing outputs
 - Implies the machines are not identical

Penn ESE532 Fall 2018 -- DeHon

40

Reachable Mismatch

- Now that we have a composite state machine, with this construction
- **Question:** does this composite state machine ever produce a 1?
 - Is there a reachable state that has differing outputs?

Penn ESE532 Fall 2018 -- DeHon

41

Answering Reachability

- Start at composite start state $\{S1_0, S2_0\}$
- Search for path to a differing state
- Use any search
 - Breadth-First Search, Depth-First Search
- End when find differing state
 - Not equivalent
- OR when have explored entire reachable graph without finding
 - Are equivalent

Penn ESE532 Fall 2018 -- DeHon

42


Reachability Search

- Worst: explore all edges at most once
 - $O(|E|) = O(|E_1| * |E_2|)$
- Can combine composition construction and search
 - *i.e.* only follow edges which fill-in as search
 - (way described)

Penn ESE532 Fall 2018 -- DeHon

43

Example



Penn ESE532 Fall 2018 -- DeHon

44

Creating Composite FSM

- Assume know start state for each FSM
- Each state in composite is labeled by the pair $\{S1_i, S2_j\}$
- Start in $\{S1_0, S2_0\}$
- For each symbol a , create a new edge:
 - $T(a, \{S1_0, S2_0\}) \rightarrow \{S1_i, S2_j\}$
 - If $T_1(a, S1_0) \rightarrow S1_i$, and $T_2(a, S2_0) \rightarrow S2_j$
 - Check that both state machines produce same outputs on input symbol a
- Repeat for each composite state reached

Penn ESE532 Fall 2018 -- DeHon

45

FSM \rightarrow Model Checking

- FSM case simple – only deal with states
- More general, need to deal with
 - operators (add, multiply, divide)
 - Wide word registers in datapath
 - Cause state exponential in register bits
- Tricks
 - Treat operators symbolically
 - Separate operator verification from control verif.
 - Abstract out operator width
- Similar flavor of case-based search
 - Conditionals need to be evaluated symbolically

Penn ESE532 Fall 2018 -- DeHon

47

Assertion Failure Reachability

- Can use with assertions
- Is assertion failure reachable?
 - Can identify a path (a sequence of inputs) that leads to an assertion failure?

Penn ESE532 Fall 2018 -- DeHon

48

Formal Equivalence Checking

- Rich set of work on formal models for equivalence
 - Challenges and innovations to making search tractable
- Common versions
 - Model Checking (2007 Turing Award)
 - Bounded Model Checking

Penn ESE532 Fall 2018 -- DeHon

49

Timing

Penn ESE532 Fall 2018 -- DeHon

50

Issues

- Cycle-by-cycle specification can be overspecified
- Golden Reference Specification not run at target speed

Penn ESE532 Fall 2018 -- DeHon

51

Tokens

- Use data presence to indicate when producing a value
- Only compare corresponding outputs
 - Only store present outputs from computations, since that's all comparing

Penn ESE532 Fall 2018 -- DeHon

52

Timing

- Record timestamp from implementation
- Allow reference specification to specify its time stamps
 - “Model this as taking one cycle”
 - Or requirements on its timestamps
 - This must occur before cycle 63
 - This must occur between cycle 60 and 65
- Compare values and times

Penn ESE532 Fall 2018 -- DeHon

53

Challenge

- Cannot record at full implementation rate
 - Inadequate bandwidth to
 - Store off to disk
 - Get out of chip
- Cannot record all the data you might want to compare at full rate

Penn ESE532 Fall 2018 -- DeHon

54

At Speed Testing

- Compiled assertions might help
 - Perform the check at full rate so don't need to record
- Capture bursts to on-chip memory
 - Higher bandwidth
 - ...but limited capacity, so cannot operate continuously

Penn ESE532 Fall 2018 -- DeHon


55

Bursts to Memory

- Run in bursts
- Repeat
 - Enable computation
 - Run at full rate storing to memory buffer
 - Stall computation
 - Offload memory buffer at (lower) available bandwidth
 - (possibly check against golden model)


Generalize

- Generalize to input and output
- Feed from memories
- Compute full rate
- Write into memory



Burst Testing

- Issue
 - May only see high speed for computation/interactions that occur within a burst period
 - May miss interaction at burst boundaries
- Mitigation
 - Rerun with multiple burst boundary offsets
 - So all interactions occur within some burst
 - Decorrelate interaction and burst boundary



Timing Validation

- Doesn't need to be all testing either
- Static Timing Analysis to determine viable clock frequency
 - As Vivado is providing for you
- Cycle estimates as get from Vivado
 - II, to evaluate a function
- Worst-Case Execution Time for software

Decompose Verification

- Does it function correctly?
- What speed does it operate it?
 - Does it continue to work correctly at that speed?

Big Ideas

- Assertions valuable
 - Reason about requirements and invariants
 - Explicitly validate
- Formally validate equivalence when possible
- Extend techniques to address timing and support at-speed tests

Admin

- P3 due Friday
- P4 out
- Next week: Thanksgiving Week
 - Lecture on Monday
 - No lecture on Wednesday
 - Because it is a virtual "Friday"