## ESE532: System-on-a-Chip Architecture

Day 25: November 28, 2018 Network-on-a-Chip (NoC)

Penn ESE532 Fall 2018 -- DeHor



## Today

- Ring
- 2D Mesh Networks
- · Design Issues
- · Buffering and deflection
- · Dynamic and static routing

Penn ESE532 Fall 2018 -- DeHon

## Message

- · Scalable interconnect for locality
  - has rich design space
- Customize to compute and application
- Support real-time with static scheduled communication

Penn ESE532 Fall 2018 -- DeHon

Interconnect

• Will need an infrastructure for programmable connections

• Rich design space to tune area-bandwidth-locality

- Will explore more later in course

Prove ESESSY Fall 2018 a Debtor

## Interconnect Concerns

- · Avoid being a bottleneck
  - Bandwidth
  - Latency
- · Competes for area and energy
  - against compute and memory

enn ESE532 Fall 2018 -- DeHon

Crossbar

Connect any I inputs, O outputs

Area ~ I × O

For N PEs
scale as N<sup>2</sup>

## Today's SoC Large


- At 0.4mm<sup>2</sup> small core on Apple A12


   can put 250 on 1cm<sup>2</sup> chip
- Intel Knight's Bridge with 76 PEs
- 120 core MIPS on Stratix V FPGA – FPGA 2017
- 1680 core RISC-V on Xilinx Ultrascale
  - http://fpga.org/2017/01/12/grvi-phalanx-joinsthe-kilocore-club/
- Scaling to 100s and 1000s of processing elements (PEs) that need interconnect


## Locality


- Delay and energy proportional to distance
- · Want to keep communications short
  - Data near compute
  - From compute block to compute block
- · How build network?
  - Scalable (Area ~ N = things connected?)
  - Supports locality


Penn ESE532 Fall 2018 -- DeHon















































## **Specifying Destination**


- · Simple: add destination address
- · Ring or Mesh wires carry:
  - Valid bit + Address + Payload (Data)


Penn ESE532 Fall 2018 -- DeHon











## **Dealing with Congestion**

- Don't let it happen (offline/static)
  - Schedule to avoid
- · Online/dynamic
  - Store in place -- Buffer
  - Misroute -- Deflect

Penn ESE532 Fall 2018 -- DeHon

31

## Congestion 1D

 For simplicity, we look at congestion in 1D case (Preclass 2)

Penn ESE532 Fall 2018 -- DeHon

32

## Preclass 2ab


- Complete table identify uncongested latencies
- · Worst-case?

enn ESE532 Fall 2018 -- DeHon

## Observe

- · Did have congestion
  - Ran slower than the single-link case (2b)
- · How we make decisions matters
  - Who gets to route, which is stalled
- Best, global decision can be better than local decisions


enn ESE532 Fall 2018 -- DeHon




## **Dealing with Congestion**


- Don't let it happen (offline/static)
  - Schedule to avoid
- · Online/dynamic
  - Store in place -- Buffer
  - Misroute -- Deflect


enn ESE532 Fall 2018 -- DeHon





# Congestion: Buffer Store inputs that must wait until path available - Typically store in FIFO buffer - How big do we make the FIFO? - What if FIFO full?













## **Deflection Route**


 What concerns might we have about deflection route?


enn ESE532 Fall 2018 -- DeHon





## Tuning • How could we increase bandwidth to better handle high throughput? - Especially when the switches are small • Mesh switch 1800 • Deflection Torus 60


















## **Tuning Down**

 What could we do to reduce area if we needed less bandwidth?

Penn ESE532 Fall 2018 -- DeHon

## Tuning Down Bandwidth

 If need less bandwidth, cluster multiple PEs to share a router.



E3E332 Fall 2010 -- Denoil

## Simple Bandwidth/Area Control

- · Width of channels
  - Like SIMD
  - All bits going to same destination

Penn ESE532 Fall 2018 -- DeHor

57

## **Packets**

- Simple story is, each "word" routed on mesh is: address+payload
- Alternately:
  - Multiword packet with single address
  - Share "address" across larger payload
  - Control width of datapath separate from size of payload
- Additional control issues to route packet together and buffer

Penn ESE532 Fall 2018 -- DeHor

58

## Customization

- Bandwidth
  - Width, clustering, channels
- · Directional/Bidirectional
- · Online dynamic/offline static
- · Buffer/deflect
  - Buffer depth
- · Route function sophistication

enn ESE532 Fall 2018 -- DeHon

59

## Big Ideas

- · Scalable interconnect for locality
  - Has rich design space
- Customize to compute and application
- Support real-time with static scheduled communication

enn ESE532 Fall 2018 -- DeHon

## Admin

• P4 Due Friday

Penn ESE532 Fall 2018 -- DeHon