

ESE532: System-on-a-Chip Architecture

Day 7: September 24, 2018
Pipelining -- Supplement



Penn ESE532 Fall 2018 -- DeHon


Register

- On each cycle, the output of the register is the value of the input of the register on the previous cycle.

2

Shift Register

- Illustrate operation
- Data moves through registers
- Shifts to right with each cycle
- Steady state, output at right is value input 3 cycles prior




3

Penn ESE532 Fall 2018 -- DeHon

Addition

- Combinational Addition
- Two Adders
- Output is sum of 3 values




4

Penn ESE532 Fall 2018 -- DeHon

Pipelined Addition

- Here we add registers to compute the addition in part of a pipeline
- Like the shift register values move through the registers over cycles
- The output is the sum of the inputs 3 cycles prior




5

Penn ESE532 Fall 2018 -- DeHon

Pipelined Addition

- Note that the output is all inputs from the **same** cycle
- All the subscripts to A, B, C are the same.



6

Penn ESE532 Fall 2018 -- DeHon

Retimed Add


- Now, we retime the add by applying a lag to the first adder
 - Move registers from its inputs to outputs



7

Penn ESE532 Fall 2018 -- DeHon

Compare Behavior




8

Penn ESE532 Fall 2018 -- DeHon

Retimed Behavior

- To external behavior, the output is unchanged after the lag
 - Circuits behave identically




9

Penn ESE532 Fall 2018 -- DeHon

Retimed Circuit Cycle Time

- Original circuit had two adder delays between registers
 - Minimum cycle time = $2 \cdot T_{add}$
 - Throughput = $1/(2 \cdot T_{add})$
- Retimed circuit has one adder delay between registers
 - Minimum cycle time = T_{add}
 - Throughput = $1/T_{add}$
- By performing the retiming, we doubled the throughput




10

Penn ESE532 Fall 2018 -- DeHon

What-if just added a register?

- Rather than lag, what if we just added a register?



11


Penn ESE532 Fall 2018 -- DeHon

Just Add Register Behavior

Note how this is different
from the original
(and from the retimed)

Here, final output mixes
A1 with B0 and C0


Penn ESE532 Fall 2018 -- DeHon



12

Just Add Register Function

Output takes the B and C from one input and adds it to the A that enters one cycle later.



Penn ESE532 Fall 2018 - DeHon

13