





nn ESE532 Fall 2018 -- DeHor

3

5





enn ESE532 Fall 2018 -- DeHon

n ESE532 Fall 2018 - DeHon



enn ESE532 Fall 2018 -- DeHon













enn ESE532 Fall 2018 – DeHon





- As circuit speeds increased

 Can meet real-time performance demands with heavy sequentialization
- Circuit and processor clocks
 from MHz to GHz
- Many real-time task rates unchanged - 44KHz audio, 33 frames/second video
- Even 100MHz processor
 Can implement audio in a small fraction of
 its computational throughput capacity

HW/SW Co-Design

14

- Computer Engineers know can implement anything as hardware or software
- Want freedom to move between hardware and software to meet requirements
 - Performance, costs, energy

enn ESE532 Fall 2018 -- DeHor

































What can we do to make architecture more deterministic?

- · Explicitly managed memory
- Eliminate Branching (too severe?)
- · Unpipelined processors
- · Fixed-delay pipelines
 - Offline-scheduled resource sharing

32

- Multi-threaded
- Deadlines

nn ESE532 Fall 2018 -- DeHon



35



Offline Schedule Resource Sharing

- Don't arbitrate
- Decide up-front when each shared resource can be used by each thread or processor
 - Simple fixed schedule
 - Detailed Schedule
- What

nn ESE532 Fall 2018 -- DeHon

- Memory bank, bus, I/O, network link, ...





















Deadline Instruction · Deal with algorithmic (branching) variability · Set a hardware counter for thread Demand counter reach 0 before thread allowed to continue at deadline instruction Model: fixed rate of attention - Stall if get there early - Similar to flip-flop on a logic path · Wait for clock edge to change or sample value Model: fixed execution time

WCET WCET – Worst-Case Execution Time · Analysis when working with algorithms and architectures with data-dependent delay - Need to meet real time - Calculate the worst-case runtime of a task • Like calculating the critical path (but harder) · Worst-case delay of instructions · Worst-case path through code • Worst-case # loop iterations

47

- Rationale for setting Deadlines • (like a cycle time) nn ESE532 Fall 2018 – DeHon







Big Ideas: · Real-Time applications demand different discipline from best-effort tasks · Look more like synchronous circuits and hardware discipline · Avoid or use care with variable delay programming constructs Can sequentialize, like processor - But must avoid/rethink typical processor common-case optimizations

- Offline calculate static schedule for
- computation and sharing
- ESE532 Fall 2018 EDE OF dvnamic arbitration. interlocks

51

