ESE532: System-on-a-Chip Architecture

Day 26: December 2, 2019 Real Time Scheduling

Penn ESE532 Fall 2019 -- DeHon



Today

Real Time

- · Synchronous Reactive Model
- Interrupts
 - Polling alternative
 - Timer?
- · Resource Scheduling Graphs

Penn ESE532 Fall 2019 -- DeHon

Message

- · Scheduling is key to real time
 - Analysis
 - Guarantees

Penn ESE532 Fall 2019 -- DeHon

3

Synchronous Circuit Model

- A simple synchronous circuit is a good "model" for real-time task
 - Run at fixed clock rate
 - Take input every cycle
 - Produce output every cycle
 - Complete computation between input and output
 - Designed to run at fixed-frequency
 - · Critical path meets frequency requirement

Penn ESE532 Fall 2019 -- DeHon

4

Synchronous Reactive Model

- · Discipline for Real-Time tasks
- Embodies "synchronous circuit model"

Penn ESE532 Fall 2019 -- DeHor

5

Synchronous Reactive

- There is a rate for interaction with external world (like the clock)
- Computation scheduled around these clock ticks (or time-slices)
 - Continuously running threads
 - Each thread performs action per tick
- · Inputs and outputs processed at this rate
- · Computation can "react" to events
 - Reactions finite and processed before next tick


enn ESE532 Fall 2019 -- DeHon

Thread Form

while (1) { tick(); }

- tick() -- yields after doing its work
 - May be state machine
 - · May change state and have different behavior based on state
 - May trigger actions to respond to events (inputs)

n ESE532 Fall 2019 -- DeHon



Preclass 1

- Typical real-world interaction times?
 - Video frame output?
 - Video game input?
 - Anti-lock brakes, cruise-control?

11

Tick Rate

- · Driven by application demands of external control
 - Control loop 100 Hz
 - · Robot, airplane, car, manufacturing plant
 - Video at 33 fps
 - Game with 20ms response
 - Router with 1ms packet latency
 - 12µs

10

Tick Rate

- · Multiple rates
 - May need master tick as least-common multiple of set of interaction rates
 - · ...and lower freq. events scheduled less frequently
 - E.g. 100Hz control loop and 33Hz video
 - Master at 10ms
 - Schedule video over 3 10ms time-slots
 - May force decompose into tasks fit into smaller time window since must schedule

ESE532 Fall 2019 -- Deyents at highest frequency

Synchronous Reactive

- · Ideal model
 - Per tick reaction (task processing) instantaneous
- · Separate function from compute time
- Separate function from technology
 - Feature size, processor mapped to
- · Like synchronous circuit
 - If logic correct, works when run clock slow enough
 - Works functionally when change technology
 - Then focus on reducing critical path

ESE532 Fall 2009 making timing work

Timing and Function

- Why want to separate function from technology and timing?
- What happens when get faster (slower) processor?

Penn ESE532 Fall 2019 -- DeHon

13

Synchronous Reactive Timing

- · Once functional,
 - need to guarantee all tasks (in all states)
 - Can complete in tick time-slot
 - · On particular target architecture
- Identify WCET (worst-case execution time)
 - Like critical path in FSM circuit
 - Time of task on processor target

Penn ESE532 Fall 2019 -- DeHon

14

Preclass 2

· Time available to process objects?

```
tick() {
  for(i=0;i<MAX_OBJECTS;i++) {
    obj[i].inputs(); // see below
    obj[i].updatePositionState(); // 1,000 cycles
    obj[i].collide(); // 9,000 cycles
    obj[i].render(); // 1,000 cycles
  }
  updateScreen(); // takes 10 ms
}</pre>
```

Preclass 2

 Worst-case object processing time?

```
tick() {
   for(i=o;i:MAX_OBJECTS;i++) {
      obj[i].inputs(); // see below
      obj[i].updatePositionState(); // 1,000 cycles
      obj[i].collide(); // 9,000 cycles
      obj[i].render(); // 1,000 cycles
   }
} updateScreen(); // takes 10 ms
}
// for object class
inputs() {
   int move=getMoveInput(); // 10
   int fire=getFireInput(); // 10
   int fire=getFireInput(); // 10
   case RIGHT: moveLeft(); break; // 10
   case RIGHT: moveLeft(); break; // 5,000
   case BACK: thrustIncrease(); break; // 4,000
   default:
   }
if (fire) processFire(); // 10,000
}
```

Preclass 2


 Maximum number of objects on single GHz processor?


Penn ESE532 Fall 2019 -- DeHo

17

Synchronous Reactive Timing

- · Once functional,
 - need to guarantee all tasks (in all states)
 can complete in tick time-slot
 - On particular target architecture
- Identify WCET
 - Like critical path in FSM circuit
 - Time of task on processor target
- · Schedule onto platform
- Threads onto processor(s)





Synchronous Reactive Model

- · Discipline for Real-time tasks
- Embodies the "synchronous circuit model"
 - Master clock rate
 - Computation decomposed per clock
 - Functionality assuming instantaneous compute
 - On platform, guarantee runs fast enough to complete critical path at "clock" rate

Penn ESE532 Fall 2019 -- DeHon

21

23

Interrupts

ESE532 Fall 2019 -- DeHon

Interrupt

- External event that redirects processor flow of control
- · Typically forces a thread switch
- · Common for I/O, Timers
 - Indicate a need for attention

522 Eall 2019 -- Dallon

Interrupts

• Why would we use interrupts for I/O?

Penn ESE532 Fall 2019 -- DeHon

Interrupts: Good

- · Allow processor to run some other work
- Infrequent, irregular task service with low response service latency
 - Low latency
 - Low throughput

Penn ESE532 Fall 2019 -- DeHon

25

Interrupts: Bad

- · Time predictability
 - Real-time for computing tasks interrupted
- · Processor usage
 - Costs time to switch contexts
- · Concurrency management
 - Must deal with tasks executing nonatomically
 - · Interleave of interrupted service tasks
 - · Perhaps interleave of any task

Penn ESE532 Fall 2019 -- DeHon

26

Interrupted Task

- Add to list
 atmp=a</pr>
 new->next =atmp
 a=new
- Remove from list removed=a->value rtmp=a->next a=rtmp
- Running something that removes from

 lint
- Interrupt involves adding to list

Penn ESE532 Fall 2019 -- DeHon

27

What can happen?

· Add to list

atmp=a new->next =atmp

a=new

• Remove from list removed=a->value

rtmp=a->next a=rtmp Sequence

remove=a->tmp rtmp=a->next

- <interrupt>

atmp=a

new->next=atmp a=new

- <return>

a=rtmp

What goes wrong?

28

Interrupts: Bad

- · Time predictability
 - Real-time for computing tasks interrupted
- Processor usage
 - Costs time to switch contexts
- · Concurrency management
 - Must deal with tasks executing nonatomically
 - Interleave of interrupted service tasks

Perhaps interleave of any task

29

Polling Discipline

- Alternate to I/O interrupts
- · Every I/O task is a thread
- · Budget time and rate it needs to run
 - E.g. 10,000 cycles every 5ms
 - Likely tied to
 - Buffer sizes
 - Response latency
- Schedule I/O threads as real-time tasks
 - Some can be DMA channels

IO Thread

while (1) { process_input(); }

• Like tick() -- yields after doing its work

Penn ESE532 Fall 2019 -- DeHon

31

Preclass 3

- · Input at 100KB/s
- 30ms time-slot window
- · Size of buffer?
- 100 cycles/byte, GHz processor runtime of service routine?
 - Fraction of processor capacity?

Penn ESE532 Fall 2019 -- DeHon

33

Scheduling I/O Tasks Penn ESE532 Fall 2019 – DeHon 33

Timer Interrupts

 Why do we have timer interrupts in conventional operating systems?

- E.g. in linux?

Penn ESE532 Fall 2019 -- DeHon

24

Timer Interrupts

- Best effort tasks (i.e. non-real-time tasks)
 - Have no guarantee to finish in bounded time
 - Timer interrupts necessary
 - to allow other threads to run
 - fairness
 - to switch to real-time service tasks
- Need timer interrupts if need to share processor with real-time threads
 - Alternate: Easier to segregate real-time and best-effort threads onto different processors

Penn ESE532 Fall 2019 -- DeHon

35

Timer Interrupts?

- · Bounded-time tasks
 - E.g. reactive tasks in real-time
 - Task has guarantee to release processor within time window
 - Not need timer interrupts to regain control from task
 - (Maybe use deadline operations [Day14] for timer)

Penn ESE532 Fall 2019 -- DeHon

Greedy Strategy

- · Schedule real-time tasks
 - Scheduled based on worst-case, so may not use all time allocated
- Run best-effort tasks at end of timeslice after complete real-time tasks
 - Timer-interrupt to recover processor in time for start of next scheduling time slot
- (adds complexity)

Penn ESE532 Fall 2019 -- DeHon

37

Real-Time Tasks

- · Interrupts less attractive
 - More disruptive
- · Scheduled polling better predictability
- Fits with Synchronous Reactive Model

Penn ESE532 Fall 2019 -- DeHon

38

Resource Scheduling Graphs

Penn ESE532 Fall 2019 -- DeHor

39


Scheduling


- Useful to think about scheduling a processor by task usage
- Useful to budget and co-schedule required resources
 - -Bus
 - Memory port
 - DMA channel


Penn ESE532 Fall 2019 -- DeHon


40


Simple Task Model · Task requires · Uses resources Data to be Bus/channel to transferred transfer data - Local storage state • (in and out) - Space in memory on Computational accelerator cycles Cycles on accelerator - (Result data to be transferred) Memory 41











Approach

- Ideal/initial look at processing requirements
 - Resource bound on processing
- Look for bottlenecks / limits with Resource Bounds independently
 - Add buses, memories, etc.
- Plan/schedule with Resource Schedule Graph

enn ESE532 Fall 2019 -- DeHon

47

Preclass 4a

- · Resource Bound
 - Data movement over bus?
 - Compute on 2 processors?
 - Compute on 2 processors when processor must wait while local memory is written?

	Task	Data Needed (Bytes)	Compute Cycles	(Data+Compute work)
	A	1600	1600	
	В	200	600	
	C	800	3200	
	D	200	600	
	E	400	400	
Penn ESE532 Fall 2019 DeHon 40				

Resource Bound wait Transfer

- Total processor cycles when processor must idle during transfer
 - $\text{Cycles}_{\text{proc}} = \sum (Comp[i] + Bytes[i])$
- RB_{proc}=(Cycles_{proc})/2
- RB_{bus}= $\sum (Bytes[i])$
- RB=max(Rb_{bus}, RB_{proc})

nn ESE532 Fall 2019 -- DeHon

Double Buffering


49

51

53

- Common trick to overlap compute and communication
- Reserve two buffers input (output)
- · Alternate buffer use for input
- Producer fills one buffer while consumer working from the other
- · Swap between tasks
- · Tradeoff memory for concurrency

enn ESE532 Fall 2019 -- DeHon



Preclass 4c Schedule

· Double Buffer



Resource Schedule Graphs

- Useful to plan/visualize resource sharing and bottlenecks in SoC
- · Supports scheduling
- Necessary for real-time scheduling

Penn ESE532 Fall 2019 -- DeHon

Big Ideas:

- Scheduling is key to real time
 - Analysis, Guarantees
- · Synchronous reactive
 - Scheduling worst-case tasks "reactions" into master time-slice matching rate
- Schedule I/O with polling threads
 - Avoid interrupts
- Schedule dependent resources
 - Buses, memory ports, memory regions...

Penn ESE532 Fall 2019 -- DeHon

55

Admin

• Project Final Report due Friday

Penn ESE532 Fall 2019 -- DeHon