




ESE532: System-on-a-Chip Architecture Day 7: September 23, 2019 Pipelining Pipelining Previously • Pipelining in the large – Not just for gate-level circuits • Throughput and Latency • Form of parallelism


































































- Lets us think about behavior
 What the pipelining is doing to cycles of delay
- Separate from details of how redistribute registers
- Behavioral equivalence between the registers-at-front and properly retimed version of circuit

25

27

nn ESE532 Fall 2019 -- DeHon








- Given a pipelined operator


 (or a pipelined interconnect)
- Discipline of picking a frequency target and designing everything for that
 - May be necessary to pipeline operator since its delay is too high
- Due to hierarchy

 Pipelined this operator and now want to
 use it as a building block












31


- · Add registers at input
- Retime into graph


SE532 Fall 2019 -- DeHon















































































Big Ideas

- Pipeline computations to reuse hardware and maximize computational capacity
- Can compose pipelined operators and accommodate fixed-frequency target

 Be careful with data retiming
- Cycles limit pipelining on single stream
- C-slow to share hardware among multiple, data-parallel streams

Admin • Reading for Day 8 on web • HW4 due Friday • HW4 lighter, HW5 heavier • Suggest planning to get early start on HW5