

# ESE532: System-on-a-Chip Architecture

Day 8: September 25, 2019  
Spatial Computations



Penn ESE532 Fall 2019 -- DeHon

## Today

- Accelerator Pipelines
- FPGAs
- Zynq Computational Capacity

2

## Message

- Custom accelerators efficient for large computations
  - Exploit Instruction-level parallelism
  - Run many low-level operations in parallel
- Field Programmable Gate Arrays (FPGAs)
  - Allow post-fabrication configuration of custom accelerator pipelines
  - Can offer high computational capacity

Penn ESE532 Fall 2019 -- DeHon

3


## Accelerator Datapaths

Penn ESE532 Fall 2019 -- DeHon

4

## Pipeline Graph


- Last time: pipelined simple loop



Penn ESE532 Fall 2019 -- DeHon

5

## Pipeline for Unrolled Loop




Penn ESE532 Fall 2019 -- DeHon

6

## Preclass 1

- For fully unrolled loop shown, how many instructions per pipeline cycle?
  - Add
  - Mpy
  - Load
  - Store



Penn ESE532 Fall 2019 -- DeHon

7

## Spatial Pipeline

- Can compute equivalent of tens of “instructions” in a cycle
- Wire up primitive operators
  - No indirection through register file, memory
- Pipeline for operator latencies
- Any dataflow graph of computational operations

Penn ESE532 Fall 2019 -- DeHon

8

## Operators

- Can assemble any custom operators
  - Ones may not have in generic processor
- Processor
  - Add, bitwise-xor/and/or
  - Maybe: floating-point add, multiply
- Less likely
  - Square-root, exponent, cosine, encryption (AES) step, polynomial evaluate, log-number-system

Penn ESE532 Fall 2019 -- DeHon

9

## Accelerators

- Compression/decompression
- Encryption/decryption
- Encoding (ECC, Checksum)
- Discrete Cosine Transform (DCT)
- Sorter
- Taylor Series Approximation of function
- Transistor evaluator
- Tensor or Neural Network evaluator

Penn ESE532 Fall 2019 -- DeHon

10

## Streaming Dataflow

- Replace operator with custom accelerator
- Stream data to/from it

Penn ESE532 Fall 2019 -- DeHon

11

## Streaming Dataflow Example



Penn ESE532 Fall 2019 -- DeHon

12

## Application-Specific SoCs


- For dedicated applications may build custom hardware for accelerators
  - Layout VLSI, fab unique chips
  - ESE370, 570
- Video-encoder – include custom DCT, motion-estimation engines

Penn ESE532 Fall 2019 -- DeHon

13

## Apple A12 Bionic

- 84mm<sup>2</sup>, 7nm
- 7 Billion Tr.
- iPhone XS, XR
  - IPad 2019
- 6 ARM cores
  - 2 fast
  - 4 low energy
- 4 custom GPUs
- Neural Engine
  - 5 Trillion ops/s?



A13 8.5B tr; still 6 ARM cores 14

## Customizable Accelerators

- With post-fabrication configurability can exploit without unique fabrication
- Need programmable substrate that allows us to wire-up computations

Penn ESE532 Fall 2019 -- DeHon

15

## Field-Programmable Gate Arrays

FPGAs

Penn ESE532 Fall 2019 -- DeHon

16

## FPGA

- Idea: Can wire up programmable gates in the “field”
  - After fabrication
  - At your desk
  - When part “boots”
- Like a “Gate Array”
  - But not hardwired

Penn ESE532 Fall 2019 -- DeHon

17


## Gate Array

- Idea: Provide a collection of uncommitted gates
- Create your “custom” logic by wiring together the gates
- Less layout, fewer masks than full custom
  - Since only wiring together pre-fab gates  
→ lower cost (fewer masks)
  - lower manufacturing delay

Penn ESE532 Fall 2019 -- DeHon

18

## Gate Array



Penn ESE532 Fall 2019 -- DeHon

9

## GA → FPGA


- Remove the need to even fabricate the wiring mask
- Make “customization” soft
- Key trick:
  - Use reprogrammable configuration bits
  - Typically: static-RAM bits
    - Like SRAM cells or latches in memory
    - Hold a configuration value

Penn ESE532 Fall 2019 -- DeHon

20

## Multiplexer Gate

- MUX
  - When  $S=0$ , output= $i_0$
  - When  $S=1$ , output= $i_1$




$$\text{Out} = /s * i_0 + s * i_1$$

ESE150 Spring 2019

21

## Mux with configuration bits = programmable gate




Penn ESE532 Fall 2019

22

## Preclass 4a

- How do we program to behave as and2?




Penn ESE532 Fall 2019 -- DeHon

23

## Preclass 4b

- How do we program to behave as xor2?




Penn ESE532 Fall 2019 -- DeHon

24

## Mux as Logic


- Just by “configuring” data into this mux4,
  - Can select **any** two input function



Penn ESE532 Fall 2019 -- DeHon

## LUT – LookUp Table


- When use a mux as programmable gate
  - Call it a **LookUp Table (LUT)**
  - Implementing the Truth Table for small # of inputs
    - # of inputs = $k$  (need mux- $2^k$ )
  - Just lookup the output result in the table



Penn ESE532 Fall 2019 -- DeHon

## Preclass 5

- How do we program full adder?



27


## FPGA

- Programmable gates + wiring
  - (both built from muxes w/ config. bits)
- Can wire up any collection of gates
  - Like a gate array

28

## Simplistic FPGA (illustrate possibility)


- Every LUT input has a mux
- Every such mux has  $m=(N+I)$  inputs
  - An input for each LUT output ( $N$  2-LUTs)
  - An input for each Circuit Input ( $I$  Circuit inputs)
- Each Circuit Output has an  $m$ -input mux



29

## Simplistic FPGA (illustrate possibility)

- N 2-LUTs, I Circuit Inputs, O Circuit Outputs
- $2N+O$  muxes to connect
- **Can build any combinational logic circuit that doesn't need more than  $N$  2-input gates,  $I$  inputs,  $O$  outputs**



30


## Preclass 3

### How big is an m-input mux?

- In terms of 2-input muxes?

- Warmup: how many for 4-input (Preclass 2)
- Warmup: how many for 8-input (below)

m inputs – what we are selecting from



31

Penn ESE532 Fall 2019 -- DeHon


## Math: Series Sums

$$\begin{aligned}
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots) \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots)*(1-r) \\
 & = A_0 + A_0 r + A_0 r^2 + A_0 r^3 + A_0 r^4 + \dots \\
 & \quad - A_0 r - A_0 r^2 - A_0 r^3 - A_0 r^4 - \dots \\
 & = A_0 \quad (\text{when } r < 1) \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots)*(1-r) = A_0 \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots) = A_0/(1-r)
 \end{aligned}$$

32

Penn ESE532 Fall 2019 -- DeHon

## Receding Sum




33

Penn ESE532 Fall 2019 -- DeHon

## Simplistic FPGA

(illustrate possibility...and expense)

- $2N+O$  m-input muxes;  $m=N+I$
- Each m-input mux is  $m-1$  2-input muxes
- Requires:  $(2N+O)*(N+I-1)$  2-input muxes
- Mux area grows as  $\sim N^2$   
– when gate (LUT) area grows as  $N$



34

Penn ESE532 Fall 2019 -- DeHon


## Interconnect

- Fully connected mux input is too expensive
  - ...and not necessary
- Want
  - To be able to wire up gates
  - Economical with wires and muxes
    - ...and configuration bits
  - Exploit locality (keep wires short)

35

Penn ESE532 Fall 2019 -- DeHon


## Simple FPGA



36

Penn ESE532 Fall 2019 -- DeHon

## Simple FPGA




Penn ESE532 Fall 2019 -- DeHon

37

## Flip-Flops


- Want to be able to pipeline logic
- ...and generally hold state
  - E.g. implement hold Input-N in preclass 1
- Add optional flip-flop on each gate



Penn ESE532 Fall 2019 -- DeHon

38

## Simple FPGA



Penn ESE532 Fall 2019 -- DeHon

39

## FPGA Design

- Raises many architectural design questions
  - How big (many inputs) should the gates have?
  - Are LUTs really the right thing...
- How rich is the interconnect?
  - Wires/channel
  - Wire length
  - Switching options

Penn ESE532 Fall 2019 -- DeHon

40

## Modern FPGAs

- Logic Blocks
  - hardwired fast-carry logic
    - Can implement adder bit in single "LUT"
  - Speed optimized: 6-LUTs
  - Energy, Cost optimization: 4-LUTs
  - Clusters many LUTs into a tile
- Interconnect
  - Mesh, segments of length 4 and longer

Penn ESE532 Fall 2019 -- DeHon

41

## More than LUTs


- Should there be more than LUTs in the "array" fabric?
- What else might we want?

Penn ESE532 Fall 2019 -- DeHon

42

## Embedded Memory

- One flip-flop per LUT doesn't store state densely
- Want memory close to logic



43

Penn ESE532 Fall 2019 -- DeHon


## Embed Memory in Array

- Replace logic clusters
- Convenient to replace columns
  - Since area of memory may not match area of logic cluster

44

Penn ESE532 Fall 2019 -- DeHon

## Embedded Memory in FPGA



Memory banks on Xilinx called BRAMs (Block RAMs)

45

Penn ESE532 Fall 2019 -- DeHon

## Hardwired Multipliers


- Can build multipliers out of LUTs
  - Just as can implement multiplies on processor out of adds
- But, custom multiplier is smaller than LUT-configured multiplier
  - ...and multipliers common in signal processing, scientific/engineering compute

46

Penn ESE532 Fall 2019 -- DeHon

## Multiplier Integration

- Integrate like memories
  - Replace columns



Penn ESE532 Fall 2019 -- DeHon

## More FPGA Architecture Design Questions

- Size of Memories? Multipliers?
- Mix of LUTs, Memories, Multipliers?
- Add processors? Floating-point?
- Other hardwired blocks?
- How manage configuration?

48

Penn ESE532 Fall 2019 -- DeHon

## Zynq MPSoC

49

Penn ESE532 Fall 2019 -- DeHon

## Programmable SoC

UG1085  
Xilinx  
UltraScale  
Zynq  
TRM  
(p27)

50

Penn ESE532 I

## ZU3EG (Ultra96)

- 6-LUTs: 70,560
- DSP Blocks: 360
  - 18x27 multiply, 48b accumulate
- Block RAMs (BRAMs): 216
  - 36Kb
  - Dual port
  - Up to 72b wide (512x72)

51

Penn ESE532 Fall 2019 -- DeHon

## DSP48




Figure 1-1: Basic DSP48E2 Functionality

Xilinx UG579 UltraScale DSP Slice User's Guide

52

Penn ESE532 Fall 2019 -- DeHon

## Preclass 4

Approximating	Resources	Cycle	per second
Zynq LUTs	70,000 adder bits	0.5 GHz	
4× ARM Neon	4×2×128 adder bits	1.2 GHz	
Zynq DSPs	360 multiply-accumulates	0.5 GHz	
4× ARM Neon	4×2×8 multiply-accumulates	1.2 GHz	

53

Penn ESE532 Fall 2019 -- DeHon

## Compute Capacity

- How compare between ARM/NEON and FPGA array?
  - Adder-bits/second?
  - Multiply-accumulators/second?

54

Penn ESE532 Fall 2019 -- DeHon

## Capacity → Density

- Says Zynq has high computational capacity in FPGA
- More broadly
  - FPGA can have more compute/area than processor
    - E.g., more adder bits in some fixed area
  - SIMD can have more compute/area than processor
    - How wide SIMD can you exploit?

55

Penn ESE532 Fall 2019 -- DeHon

## FPGA Potential

- FPGA Array has high raw capacity
- Exploitable when computation has high regularity
  - Uses the same computation over-and-over
  - High throughput on a computation
  - Build customized accelerator pipeline to match the computation
- Low-hanging fruit
  - Operator/function takes most of the compute time

56

Penn ESE532 Fall 2019 -- DeHon

## 90/10 Rule

- Observation that code is not used uniformly
- 90% of the time is spent in 10% of the code
- Knuth: 50% of the time in 2% of the code
- Opportunity
  - Build custom datapath in FPGA (hardware) for that 10% (or 2%) of the code

57

Penn ESE532 Fall 2019 -- DeHon

## Big Ideas

- Custom accelerators efficient for large computations
  - Exploit Instruction-level parallelism
  - Run many low-level operations in parallel
- Field Programmable Gate Arrays (FPGAs)
  - Allow post-fabrication configuration of custom accelerator pipelines
  - Can offer high computational capacity

58

Penn ESE532 Fall 2019 -- DeHon

## Admin

- Reading for Day 9 on canvas
- HW4 due Friday
  - lighter
- HW5 out
  - Heavier – start early
  - SDSoc synthesis slow (plan for it)

59

Penn ESE532 Fall 2019 -- DeHon