(!) This is a preview of the published version of the quiz

Started: Dec 20 at 9:48am

## Quiz Instructions

Regulations: https://www.seas.upenn.edu/~ese532/fall2020/final_details.pdf

## Question 1

I certify that I have complied with the University of Pennsylvania's Code of Academic Integrity and the exam regulations https://www.seas.upenn.edu/~ese532/fall2020/final_details.pdf (https://www.seas.upenn.edu/~ese532/fall2020/midterm_details.pdf) in completing this exam.TrueFalse

Consider the following application in answering the questions on this exam:
\#define NFRAMES 256
\#define MAX_RESULTS 8*NFRAMES
\#define frame_type ap_int<240>
\#define lookup_result_type ap_int<128>
\#define STATELEN 12
\#define KEYLEN (STATELEN+8)

\#UEIII
\#define VAL_MASK 0x0FFF
\#define NUM_SLOTS 16384
\#define BUCKET_MASK 0x0FFFFFFFF
\#define slot_type uint32_t
\#define BUCKET_CAPACITY 4
\#include<stdint.h>
extern lookup_result_type lookup[NUM_SLOTS];
extern uint16_t init_lookup[256];
void extract_compress(frame_type frames[NFRAMES],
uint8_t bitlocs[64],
uint16_t bitpos[KEYLEN], uint16_t results[MAX_RESULTS],
int *num_results)
\{
uint64_t tmp[NFRAMES];
for (int $\mathrm{i}=0$;i<NFRAMES; $\mathrm{i}++$ ) \{ // Loop A
uint64_t result=0;
int finalpos=1;
frame_type val=frames[i];
for (int $j=0 ; j<64 ; j++$ ) $\{/ /$ Loop B uint8_t bitloc=bitlocs[j]; for (int k=128;k>0;k=k/2) \{ // Loop C
if $($ (bitloc\&0x01)==1) val=val/k;
bitloc=bitloc/2; \} if ((val\&0x01)==1)
result|=finalpos; finalpos=finalpos*2;
\}
tmp[i]=result;
\}
int result_count=0;
int state=0;
for (int $\mathrm{i}=0$; i<NFRAMES; $\mathrm{i}++$ ) \{ // Loop D uint64_t val64=tmp[i]; // val64 is input to pipeline pix for (int $b=0: b<8: b++$ ) // Loon $E$ (also shown in pineline pix)
\}
\}
*num_results=result_count;
return;
\}

Here is a pipeline that implements loop E and the code (and loops) inside it.

Memories bitpos, lookup, init_lookup, and results are arrays defined in the code above. Registers val64, b, state, and result_count are variables defined in the code above.



## Question 2

Assuming:

- up to 6 -input xors or ors can be packed into a single 1 ns operation
- a comparison followed by a mux can be performed in a single 1 ns operation
- mux alone can also be performed in a 0.2 ns
- each memory operation can be performed in a single $2 n$ s operation
- an add or increment can occur in a single 1 ns operation
- bitpos registers are preloaded

What is the cycle-bound II for loop E in ns?
$\square$

## Question 3

Explain your II answer to previous question.


Provide code for the body of Loop E based on the pipeline show.
Recreate loops as flagged in the diagram.

Consider the following baseline system:

We start with a baseline, single processor system as shown.



## local

scratchpad memory

- For simplicity throughout, we will treat non-memory indexing adds (subtracts count as adds), compares, logical operations ( $\& \&, \|, \mid, \wedge \&)$, min, max, divides, and multplies as the only compute operations. We'll assume the other operations take negligible time or can be run in parallel (ILP) with the listed compute and memory operations. (Some consequences: You may ignore loop and conditional overheads in processor runtime estimates; you may ignore computations in array indicies.)
- Baseline processor can execute one operation (as defined previous bullet) per cycle and runs at 1 GHz .
- Reads from and writes to the 1 MB main memory issue in one cycle, but require 5 cycles of latency (including issue) to get the first 64b result; memory can supply one 64b read or write each cycle. Reads larger than 64b return 64 b per cycle following the first result.
- Up to 64 b reads from and writes to the 1 KB scratchpad memory take 1 cycle.
- By default, all arrays live in the main memory and all array references are to main memory.
- Assume non-array variables live in registers.
- Assume all additions are associative. Max and min are associative.
- A lookup in a small memory (1KB or small) can complete in 1 ns .
- A write to the pipeline accelerator above can be performed in one cycle.

Estimate the throughput in cycles per frame for loop A running on the baseline processor.
$\square$

## Question 6

Explain your throughput answer above.


## Question 7 <br> 4 pts

Where is the bottleneck in throughput processing frames?

Loop A compute
Loop A memory
Loop E compute
Loop E memory

## Question 8

What is the Amdahl's Law speedup if you were to accelerate the bottleneck identified in the previous question? Support your answer with calculations.


## Question 9

 4 ptsWhat is the smallest granularity that you can profitably stream data between Loop A and Loop E?

Entire $\operatorname{tmp}[]$ (all NFRAMES words in tmp[], each of which is a 64b word)single 64b wordno streaming possible

Use the scratchpad memory to accelerate memory operations in Loop A. Indicate which data you place in the scratchpad.

Provide code or other clear description of how you modify the provided code for Loop A to exploit the scratchpad memory.

Use part of this box to provide justification to the numerical answer in the next question.

HTML Editor自



For your revised code in the previous question, what is the throughput in cycles per frame for the revised implementation of Loop A?
$\square$

## Question 12

Classify each loop as sequential, reduce, or data parallel:

- Loop A [ Select]
- Loop B [ Select ] $\hat{\text { ) }}$
- Loop C [ Select $] \quad-\hat{\rightharpoonup}$
- Loop D [ Select ] $\boldsymbol{\text { l }}$
- Loop E [ Select ] $\hat{\text { t }}$
- Loop F [ Select $] \quad$ 者- Loop G [ Select ] $\quad$ 〕


## Question 13

What is the cycle-bound II (unlimited hardware) for loop A (assuming no bottleneck on input frames or output tmp)?
$\square$

## Question 14

What is the latency bound (unlimited hardware) for loop A executing all NFRAME frames (assuming no bottleneck on input frames or output tmp)?
$\square$

## Question 15

Support your numeric answers to the previous two questions.


## Question 16

Describe a VLIW architecture (types of operators and numbers of each, custom memories (memory ports) as needed) for executing Loop A that has a Resource Bound throughput (cycles per frame) that is the same throughput as the pipeline for Loop E such that Loop A is no longer the bottleneck. For simplicity, you may assume a monolithic, multi-ported register file. Try to identify an architecture with minimum hardware achieving the target resource bound. Provide description and calculations to support your answer.

## Question 17

Given the resources identified in the previous question, how close to the target resource bound will a scheduled computation achieve? Explain your reasoning.



