

ESE532: System-on-a-Chip Architecture

Day 11: October 12, 2020
Coding HLS for Accelerators



Penn ESE532 Fall 2020 -- DeHon

Previously

- We can describe computational operations in C
 - Primitive operations (add, sub, multiply, and, or)
 - Dataflow graphs primitives
 - To bit level
 - Conditionals and loops
 - Function abstraction
 - Loops, Arrays

2

Today

- Arrays and Memory Sequentialization (from last time) – Part 1
- Controlling Parallelism in Vivado HLS C – Part 2
- Controlling Memories in Vivado HLS C – Part 3
- Time permitting – Part 4
 - malloc, pointers,
- Supplement – Part 5
 - more dependencies

Penn ESE532 Fall 2020 -- DeHon

3

Message

- Can specify HW computation in C
- Vivado HLS gives control over how design mapped (area-time, streaming...)
- Code may need some care and stylization to feed data efficiently
- Read Ch. 4 (UG 1393)
 - Vitis Application Acceleration Development
- Reference Vivado HLS Users Guide (902)
 - Design Optimization

Penn ESE532 Fall 2020 -- DeHon

4

Three Perspectives

Day 9

1. How express spatial/hardware computations in C
 - May want to avoid some constructs in C
2. How express computations
 - Hopefully, equally accessible to spatial and sequential implementations
3. Given C code: how could we implement in spatial hardware
 - Some corner cases and technicalities make tricky

Penn ESE532 Fall 2020 -- DeHon

5

Arrays and Memories

Penn ESE532 Fall 2020 -- DeHon

6

Loop Interpretations

- What does a loop describe?
 - Sequential behavior [when execute]
 - Spatial construction [when create HW]
 - Data Parallelism [sameness of compute]
- We will want to use for all 3
- C allows expressive loops
 - Some expressiveness
 - Not compatible with spatial hardware construction


Penn ESE532 Fall 2020 -- DeHon

7

Arrays as Memory Banks

- If single memory has only one port
 - Can perform only one memory operation per cycle
 - What if a, b, c all in bigmem?

```
for (i=0;i<1024;i++)
    c[i]=a[i]*b[i];
```




8

Arrays as Memory Banks

- Hardware expression: Sometimes we will want to describe computations with separate memory banks

```
int a[1024], b[1024],
    c[1024];
for(i=0;i<1024;i++)
    a[i]=bigmem[offset+i];
for (i=0;i<1024;i++)
    c[i]=a[i]*b[i];
```




9

Physical Memory Port as Limited Shared Resource

- Typically single memory port
 - Must sequentialize on use of memory port
 - Reason for memory banking
 - Put in separate memories, so operations can occur simultaneously


Ultra96 DRAM 1 port
Virtex BRAM 2 ports



10

Arrays as things to put in Memory Banks

- Computational expression:
 - sometimes it is useful to express computation
 - then decide how to pack array state into memory banks for different
 - Hardware availability
 - Area-Time tradeoffs




11

Penn ESE532 Fall 2020 -- DeHon

Arrays as Local Memory

- Hardware/Computational expression: natural way of describing local state

```
hist(int a[SIZE], out[EVENTS]) {
    int local[EVENTS];
    for(i=0;i<EVENTS;i++)
        local[i]=0;
    for(i=0;i<SIZE;i++)
        local[a[i]]++;
    for(i=0;i<EVENTS;i++)
        out[i]=local[i];
```



12

Arrays as Inputs and Outputs

- Computational Expression: arrays are often a natural way of expressing set of inputs and outputs

```
int c=12;
while(true)
{
    int aval=astream.read();
    int bval=bstream.read();
    int res=a*b+c;
    resstream.write(res);
}
```

```
void op(int a[BLOCK], int
       b[BLOCK], int out[BLOCK]) {
    for (i=0; i<BLOCK; i++) {
        out[i]=a[i]*b[i]+c;
    }
}
```

13

Penn ESE532 Fall 2020 -- DeHon

Array Interpretations


- What does an array describe?
 - Compact expression [write less code]
 - Memory banks [where place data]
 - Things put in separate memory banks
 - Local memory [not need to be shared]
 - I/O [source and sink of data]
- We will want to use for all 4
- C allows expressive use of arrays/memories
 - Some expressiveness will inhibit efficient hardware

14

Penn ESE532 Fall 2020 -- DeHon

C Memory Model

- One big linear address space of locations
- Most recent definition to location is value
- Sequential flow of statements




15

Penn ESE532 Fall 2020 -- DeHon

Challenge: C Memory Model

- One big linear address space of locations
- Assumes all arrays live in same memory
- Assumes arrays may overlap?




16

Penn ESE532 Fall 2020 -- DeHon

Example

- Assume a, b live in same memory
- Placed in sequence as shown
- What happens when


```
int a[16];
int b[16];
  - Read from a[17]
  - Read from b[-2]
```
- Can inhibit separation into memory banks, parallelism



17

Penn ESE532 Fall 2020 -- DeHon

Memory Operation Challenge

- Memory is just a set of location
- But **memory expressions** in C can refer to variable locations
 - Does A[i], B[j] refer to same location?
 - A[f(i)], B[g(j)] ?
- Can inhibit banking, parallelism
 - Or add expensive interconnect

18

Penn ESE532 Fall 2020 -- DeHon

C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
 - A read cannot be moved before write to memory which may redefine the location of the read
 - Conservative: any write to memory
 - Sophisticated analysis may allow us to prove independence of read and write
 - Writes which may redefine the same location cannot be reordered

Penn ESE532 Fall 2020 -- DeHon

19

C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
 - A read cannot be moved before write to memory which may redefine the location of the read
 - Writes which may redefine the same location cannot be reordered
 - True for read/write to single array even if know arrays isolated
 - Does $A[B[i]]$ refer to same location as $A[C[i]]$?
- So expression issue broader than C

Penn ESE532 Fall 2020 -- DeHon

20

Consequence

- **Expressions and operations** through variables (whose address is never taken) can be executed at any time
 - Just preserve the dataflow
- **Memory assignments** must execute in strict order
 - Ideally: partial order
 - Conservatively: strict sequential order of C

Penn ESE532 Fall 2020 -- DeHon

21

More at end of lecture

- More on Sequentialization and Dependencies
 - Slides there to review
 - Won't cover
 - Might record separate piece

Penn ESE532 Fall 2020 -- DeHon

22

Vivado HLS Mapping Control: Compute Parallelism Loops, Dataflow

Part 2

Penn ESE532 Fall 2020 -- DeHon

23

Preclass 2

- What dataflow graph does this describe?

```
while(true) {  
    i=read_input();  
    fA(i,t1);  
    fB(t1,t2);  
    fC(t2,out);  
    write_output(out);  
}
```

Penn ESE532 Fall 2020 -- DeHon

24

Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
 - i.e. can connect with FIFO; not need reorder

Penn ESE532 Fall 2020 -- DeHon

25

Dataflow with Arrays

```
int i[100];
int t1[100],t2[100];
int out[100];
while(true) {
    read_input(i,100);
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out,100);
}
```

Penn ESE532 Fall 2020 -- DeHon

26

Streamable

- When processes input and output in order

```
void fA (int in[100], int out[100])
{
    out[0]=in[0];
    for (int i=1;i<100;i++)
        out[i]=(in[i]+in[i-1])/2;
}
```

Penn ESE532 Fall 2020 -- DeHon

27

Cannot Stream Input

- Why?

```
void fB (int in[100], int out[100])
{
    for (int i=1;i<100;i++)
        out[i]=in[100-i];
}
```

Penn ESE532 Fall 2020 -- DeHon

28

Streamable?

- Can stream input?
- Can stream output?

```
void fc (int in[100], int out[100])
{
    for (int i=1;i<100;i++)
        out[i]=0;
    for (int i=1;i<100;i++)
        out[in[i]%100]++;
}
```

Penn ESE532 Fall 2020 -- DeHon

29

Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
 - i.e. can connect with FIFO; not need reorder
- Useful to use stream data type between functions – communicates sequence
 - `hls::stream<TYPE>`

Penn ESE532 Fall 2020 -- DeHon

30

Streaming Operations

- Functions can have stream inputs and outputs
 - Must pass as pointers
`hls::stream<Type> &strm`
- Vivado HLS expressiveness to define hardware streaming operation pipelines



Penn ESE532 Fall 2020 -- DeHon

31


```

void stream_filter (
    hls::stream<uint16_t> &strm_out,
    hls::stream<uint16_t> &strm_in
)
{
    while(true) {
        yout=0;
        Input5=Input6;
        Input4=Input5;
        Input3=Input4;
        Input2=Input3;
        Input1=Input2;
        Input0=Input1;
        strm_in.read(Input0);
        Sum = Coefficients_0 * Input0 +
            Coefficients_1 * Input1 +
            Coefficients_2 * Input2 +
            Coefficients_3 * Input3 +
            Coefficients_4 * Input4 +
            Coefficients_5 * Input5 +
            Coefficients_6 * Input6;
        strm_out.write(Sum>>8);
    }
}
  
```

Penn ESE532 Fall 2020 -- DeHon

32

stream_filter Pipeline



Penn ESE532 Fall 2020 -- DeHon

33

Dataflow Streaming

- Works between loops, as well

Penn ESE532 Fall 2020 -- DeHon

34

Between Loops

```

int data_in[N],data_out[N*256];
hls::stream<int> ystream;
short val,res,copies;
int current;

#pragma HLS dataflow

for (i=0;i<N;i++) {
    pair=data_in[i];
    copies=(pair>>16)&0x0ff;
    val=pair&0xffff;
    for (j=0;j<copies;j++)
        ystream.write(val);
}

for (int i=0;i<N*256;i++)
{
    ystream.read(res);
    current=current+res;
    data_out[i]=current;
}
  
```

Penn ESE532 Fall 2020 -- DeHon

35

Vivado HLS Pragma PIPELINE

- Direct a function or loop to be pipelined
- Ideally start one loop or function body per cycle
 - Can control II

Penn ESE532 Fall 2020 -- DeHon

36

```

for (i=0;i<N;i++)
    yout=0;
    for (j=0;j<K;j++)
        #pragma HLS PIPELINE
        yout+=in[i+j]*w[j];
    y[i]=yout;

```

Which solution from preclass 5?

Penn ESE532 Fall 2020 -- DeHon

37


Dataflow and pipelining

- Dataflow allows coarse-grained pipelining among loops and functions
- Pipeline causes loop bodies to be pipelined

Penn ESE532 Fall 2020 -- DeHon

38

Dataflow and Pipelining



Penn ESE532 Fall 2020 -- DeHon

39

```

for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```


- Cycles for top loop pipelined?



Penn ESE532 Fall 2020 -- DeHon

40

Dataflow and Pipelining



Penn ESE532 Fall 2020 -- DeHon

41


```

for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

- Cycles for bottom loop pipelined?



Penn ESE532 Fall 2020 -- DeHon

42

Dataflow and Pipelining

```


for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

Dataflow and Pipelining

- Composite time, no dataflow, no pipelining?



Penn ESE532 Fall 2020 -- DeHon

43

```


for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

Dataflow and Pipelining

- Composite time dataflow only?



Penn ESE532 Fall 2020 -- DeHon

44

```


for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

Dataflow and Pipelining

- Composite time pipelining only?



Penn ESE532 Fall 2020 -- DeHon

45

```

for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

Dataflow and Pipelining

- Composite time dataflow and pipelining?



```


for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}


```

46

No Dataflow




Dataflow



Unpipe

Compare Cases



47

Penn ESE532 Fall 2020 -- DeHon

Unroll

- Vivado HLS has pragmas for unrolling
- UG902: Vivado Design Suite HLS User's Guide
 - P139—142 (2018.3)
- **#pragma HLS UNROLL factor=...**

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf

- Use to control area-time points
 - Use of loop for spatial vs. temporal description

Penn ESE532 Fall 2020 -- DeHon

48

Vivado HLS Pragma UNROLL

- Unroll loop into spatial hardware
 - Can control level of unrolling
- Any loops inside a pipelined loop gets unrolled by the PIPELINE directive

Penn ESE532 Fall 2020 -- DeHon

49

```
for (i=0;i<N;i++)
    yout=0;
    for (j=0;j<K;j++)
        #pragma HLS UNROLL
        yout+=in[i+j]*w[j];
    y[i]=yout;
```

Which solution from preclass 5?

Penn ESE532 Fall 2020 -- DeHon

50

With Pipelining

```
for (i=0;i<N;i++)
    yout=0;
    #pragma HLS PIPELINE
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    y[i]=yout;
```


Which solution from preclass 5?

Penn ESE532 Fall 2020 -- DeHon

51

Dataflow, Unrolling, & Pipelining

- Cycles unroll K-loop, dataflow, pipeline?



Penn ESE532 Fall 2020 -- DeHon

52

Unroll

- Can perform partial unrolling
- **#pragma HLS UNROLL factor=...**
- Use to control area-time points
 - Use of loop for spatial vs. temporal description

Penn ESE532 Fall 2020 -- DeHon

53

Vivado HLS Pragma INLINE

- Collapse function body into caller
 - Eliminates interface code
 - Allows optimization of inline code
- Recursive option to inline a hierarchy
 - Maybe useful when explore granularity of accelerator

Penn ESE532 Fall 2020 -- DeHon

54

Vivado HLS Mapping Control: Memories

Part 3

Penn ESE532 Fall 2020 -- DeHon

55

Zynq BRAM

- 36Kb of memory
 - Configurable width up to 72b
 - 512x72 or ... 32Kx1
 - Dual port
- Can be operated as 2x18Kb memory banks
 - Configurable width up to 36b
 - 512x36 or ... 16Kx1
 - Each memory dual port
- Xilinx UG573, UltraScale Architecture Memory Resources User Guide

Penn ESE532 Fall 2020 -- DeHon

56

Vivado HLS Pragma ARRAY_PARTITION

- Spread out array over multiple BRAMs
 - By default placed in single BRAM
 - At most 2 ports
 - Use to remove memory bottleneck that prevents pipelining (limits II)

Penn ESE532 Fall 2020 -- DeHon

57

Memory Bottleneck Example

```
#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```


What problem if put mem in single BRAM?

Penn ESE532 Fall 2020 -- DeHon

Xilinx UG1197 (2017.1) p. 50

58

Array Partition



Penn ESE532 Fall 2020 -- DeHon

Xilinx UG902 p. 195 (145 in 2017.1 version) 59

Array Partition Example

```
#pragma ARRAY_PARTITION variable=mem cyclic factor=4

#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Penn

Xilinx UG902 p. 91

60

Vivado HLS Pragma ARRAY_reshape

- Pack data into BRAM to improve access (reduce BRAMs)
 - May provide similar benefit to partitioning without using more BRAMs

Penn ESE532 Fall 2020 -- DeHon

61

```
void foo (...) {
    int array1[N];
    int array2[N];
    int array3[N];
    #pragma HLS ARRAY_reshape variable=array1 block factor=2 dim=1
    #pragma HLS ARRAY_reshape variable=array2 cyclic factor=2 dim=1
    #pragma HLS ARRAY_reshape variable=array3 complete dim=1
    ...
}
```

Penn ESE532 Xilinx UG902 (2017.1) p. 173

62

```
#include "bottleneck.h"
BRAM can be configured
for 72b wide output
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;
    SUM_LOOP: for(i=3;i<N;i=i+4)
    #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];
    return sum;
}
```

How fix if dint_t is 16b?

Penn ESE532 Fall 2020 -- DeHon

Xilinx UG902 p. 91

63

Array Reshape Example

```
#pragma ARRAY_reshape variable=mem cyclic factor=4 dim=1
(if din_t 16b)
#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;
    SUM_LOOP: for(i=3;i<N;i=i+4)
    #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];
    return sum;
}
```

Penn

Xilinx UG902 p. 91

64

Loop Interpretations

- What does a loop describe?
 - Sequential behavior [when execute]
 - Spatial construction [when create HW]
 - Data Parallelism [sameness of compute]
- We will want to use for all 3
- C allows expressive loops
 - Some expressiveness
 - Not compatible with spatial hardware construction

Penn ESE532 Fall 2020 -- DeHon

65

HLS Pragma Summary

- pragmas allow us to control hardware mapping
 - How interpret loops (spatial hw vs. temporal)
 - How arrays get mapped to memories
 - How treat function calls
 - Turn area-time knobs
- Could have rewritten code by hand
 - Unroll, separate arrays...
 - Pragmas automate; we just need to provide instruction

Penn ESE532 Fall 2020 -- DeHon

66

Memory Allocation Part 4

Simple answer: “Don’t do it!”

[Skip to Wrapup](#)

Penn ESE532 Fall 2020 -- DeHon

67

Demand for malloc()

- Data-dependent object (array) size
- Data-dependent number of objects

Penn ESE532 Fall 2020 -- DeHon

68

Hardware Memory

- Typically small, fixed, local memory blocks
 - E.g. 36Kb BRAMs
- Reuse memory blocks
 - Not allocate new blocks
 - Cannot make data-dependent memory sized blocks
 - Cannot hold arbitrary-sized data

Penn ESE532 Fall 2020 -- DeHon

69

No malloc()

- Generally don’t want to use malloc with
 - Hardware Accelerated functions
 - Real-time computations
- Vivado HLS won’t let you use malloc()
 - For C running on FPGA array
- **Instead:** statically declare arrays of maximum size data may be

Penn ESE532 Fall 2020 -- DeHon

70

Pointer Passing

Be careful...

Penn ESE532 Fall 2020 -- DeHon

71

Pointer Passing

- What does it mean to pass a pointer into a function?

Penn ESE532 Fall 2020 -- DeHon

72

Pointer Passing Interpretations


- Multiple uses we may want to express
 - Specify which data to work on
 - Ok to copy that data to private accelerator memory and work with it
 - But, how much data to copy? (length)
 - Want to mutate data and have other (parallel) tasks see it
OR want to see data mutated by other (parallel tasks)
 - Not OK to copy to private accelerator memory
 - Force use from large, shared memory
 - Forces sequentialization

Penn ESE532 Fall 2020 -- DeHon

73

Pointer Passing

- What if accelerator doesn't have access to the memory holding the data pointed to by the pointer?




74

Pointer Passing

Maybe only reading data that will not change.

What happens if we give accelerators access to common memory holding data for pointer, but

- There's only one port into memory
- Memory is 10 cycles away
- And there are 100 accelerators that may need access
- Memory can only handle one memory op per cycle



Penn ESE532 Fall 2020 -- DeHon

75

Avoid Pointer Passing

- Tend to copy data into / move data among hardware accelerator memories rather than passing pointers.

Penn ESE532 Fall 2020 -- DeHon

76

Memory Sequentialization and Data Dependencies Part 5

(unlikely to cover in class;
Review on own)

[Skip to wrapup](#)

Penn ESE532 Fall 2020 -- DeHon

77

C Memory Consequence

- Expressions and operations** through variables (whose address is never taken) can be executed at any time
 - Just preserve the dataflow
- Memory assignments** must execute in strict order
 - Ideally: partial order
 - Conservatively: strict sequential order of C

Penn ESE532 Fall 2020 -- DeHon

78


Forcing Sequencing

- Demands we introduce some discipline for deciding when operations occur
 - Could be a FSM
 - Could be an explicit dataflow token
 - Callahan (reading) uses control register
- Other uses for timing control
 - Control
 - Variable delay blocks
 - Looping

Penn ESE532 Fall 2020 -- DeHon

79

Scheduled Memory Operations



Source: Callahan

Penn ESE532 Fall 2020 -- DeHon

80

Hardware/Parallelism Challenge

- Can we give enough information to the compiler to
 - allow it to reorder?
 - allow to put in separate embedded memories (separate banks)?
- Is the compiler smart enough to exploit?

Penn ESE532 Fall 2020 -- DeHon

81

Mux Conversion and Memory

- What might go wrong if we mux-converted the following:

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```

Penn ESE532 Fall 2020 -- DeHon

82

Mux Conversion and Memory

- What might go wrong if we mux-converted the following:

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```
- Don't want memory operations in non-taken branch to occur.

Penn ESE532 Fall 2020 -- DeHon

83

Mux Conversion and Memory

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```

Don't want memory operations in non-taken branch to occur.


- Conclude: cannot mux-convert blocks with memory operations (without additional care)

Penn ESE532 Fall 2020 -- DeHon

84

Conditions and Memory

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```



Penn ESE532 Fall 2020 -- DeHon

85

Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```

If a value needed by one instance of the loop is written by another instance, can create cyclic dependence.


→ limit parallelism (pipeline II)

Penn ESE532 Fall 2020 -- DeHon


86

Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```



```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-2];
```



Dependence distance same as
registers in cycle.

87

Penn ESE532 Fall 2020 -- DeHon

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];
```

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[b[i]];
```

If dependence data-dependent, forced to
sequentialize.

Penn ESE532 Fall 2020 -- DeHon

88

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];
```

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[2*i+3];
```

If dependence linear, aggressive compilers
may be able to resolve.

89

Penn ESE532 Fall 2020 -- DeHon

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=
        a[i]*Y[ceil(sqrt(i)*sin(2i))];
```

If dependence too complicated, compiler not
solve and will force sequential execution.

Penn ESE532 Fall 2020 -- DeHon

90

Big Ideas

- Can specify HW computation in C
- Create streaming operations
 - Run on processor or FPGA
- Vivado HLS gives control over how map to hardware
 - Area-time point

Penn ESE532 Fall 2020 -- DeHon

91

Admin

- Feedback (include midterm logistics)
- Hardware distribution: T, R
 - Get on Ultra96 for HW6 to avoid 2 hour F1 builds
- Reading for Wednesday
 - on web, and Zynq book
- Xilinx guest lecture Wed. 4:30pm
 - See piazza
- HW5 due Friday
 - Start early; require one 2 hour build
 - GUI slow when far from server
 - Mostly provided command-line options, including everything on F1

Penn ESE532 Fall 2020 -- DeHon

92