ESE532: System-on-a-Chip Architecture

Day 24: November 30, 2020 Real Time

Penn ESE532 Fall 2020 -- DeHor



Today

Real Time

- · Part 1: Demands
- Part 2: Challenges
 - Algorithms
 - Architecture
- · Part 3: Disciplines to achieve
- · Part 4: Multithreaded Processors
 - (time permitting)

enn ESE532 Fall 2020 -- DeHon

Message

- Real-Time applications demand different discipline from best-effort tasks
- · Look more like synchronous circuits
- · Can sequentialize, like processor
 - But must avoid/rethink typical generalpurpose processor common-case optimizations

Penn ESE532 Fall 2020 -- DeHon

3

Real Time

- "Real" refers to physical time
 - Connection to Real or Physical World
- · Contrast with "virtual" or "variable" time
- Handles events with absolute guarantees on timing

Penn ESE532 Fall 2020 -- DeHon

Real-Time Tasks

- What timing guarantees might you like for the following tasks?
 - Turn steering wheel on a drive-by-wire car
 - Delay to recognized and car turns
 - Self-driving car detects an object in its path
 - Delay from object appearing to detection
 - Pacemaker stimulates your heart
 - Video playback (frame to frame delay)

Penn ESE532 Fall 2020 -- DeHon

5

Real-Time Guarantees

- Attention/processing within fixed interval
 - Sample new value every XX ms
 - Produce new frame every 30 ms
 - Both: schedule to act and complete action
- · Bounded response time
 - Respond to keypress within 20 ms
 - Detect object within 100 ms
 - Return search results within 200 ms

enn ESE532 Fall 2020 -- DeHon

Computer Response

- · What do these things indicate?
 - When will the computer complete the task?





https://en.wikipedia.org/wiki/File:Windows_8_%2B_10_wait_cursor.gif https://en.wikipedia.org/wiki/File:WaitCursor-300p.gif

Penn ESE532 Fall 2020 -- DeHo

Real-Time Reponse

- What if your car gave you a spinning wait wheel for 5 seconds when you
 - Turned the wheel?
 - Stepped on the brakes?



Penn ESE532 Fall 2020 -- DeHon

Synchronous Circuit Model

- A simple synchronous circuit is a good "model" for real-time task
 - Run at fixed clock rate
 - Take input every "cycle" (application cycle)
 - Produce output every "cycle" (application cycle)
 - Complete computation between input and output
 - Designed to run at fixed-frequency
 - · Critical path meets frequency requirement

Penn ESE532 Fall 2020 -- DeHon

Preclass 2 • Assume clocked at 100Hz (application cycle) • Worst-case delay from (L)eft press to change in heading? • (Circuit) Cycle time could operate? Controller (System Could operate) Controller (System Could operate) Controller (System Could operate) Simulated Position (or physical location)

Historically

- Real-Time concerns grew up in EE
 - Because an analog circuit was the only way could meet frequency demands
 - ...later a dedicated digital circuit...
- · Applications
 - Signal processing, video, control, ...

Penn ESE532 Fall 2020 -- DeHon

11

Technological Change

- Fraction of processor capacity required (Prelcass 2c)
- Why not be satisfied with this answer today?
 - That is, for real-time task need dedicated synchronous circuit?
 - Hint: What does preclass 2c suggest?

Penn ESE532 Fall 2020 -- DeHon

Performance Scaling

- · As circuit speeds increased
 - Can meet real-time performance demands with heavy sequentialization
- Circuit and processor clocks
 - from MHz to GHz
- · Many real-time task rates unchanged
 - 44KHz audio, 33 frames/second video
- Even 100MHz processor
- Can implement audio in a small fraction of its computational throughput capacity

13

HW/SW Co-Design

- Computer Engineers know can implement anything as hardware or software
- Want freedom to move between hardware and software to meet requirements
 - Performance, costs, energy

Penn ESE532 Fall 2020 -- DeHon

14

Real-Time Challenge

- · Meet real-time demands / guarantees
 - Economically using programmable architectures
- Sequentialize and share resources with deterministic, guaranteed timing

Penn ESE532 Fall 2020 -- DeHon

15

Day 3

Part :

CHALLENGES

Penn ESE532 Fall 2020 -- DeHon

...

Day 3

Processor Data Caches

- Traditional Processor Data Caches are a heuristic instance of this
 - Add a small memory local to the processor
 - It is fast, low latency
 - Store anything fetched from large/remote memory in local memory
 - · Hoping for reuse in near future
 - On every fetch, check local memory before go to large memory



Large Memory


enn ESE532 Fall 2020 -- DeHor

Processor Data Caches

- Demands more than a small memory
 - Need to sparsely store address/data mappings from large memory
 - Makes more area/delay/energy expensive than just a simple memory of capacity
- · Don't need explicit data movement
- Cannot control when data moved/saved
 - Bad for determinism
- Limited ability to control what stays in small memory simultaneously

Processor Data Caches

- Traditional Processor Data Caches are a heuristic instance of this
 - Store anything fetched from large/remote memory in local memory
 - · Hoping for reuse in near future
 - On every fetch, check local memory before go to large memory
 - Stall processor while waiting for data



Penn ESE532 Fall 2020 -- DeHor

Preclass 3: Processor Cache Timing

- Assume
 - cache miss (go to large memory) takes 10 cycles
 - Cache hit (small memory) takes 1
 - Start with empty cache
- Due to memory delay, how long to execute:

 $\begin{array}{lll} b = a[0] + a[1]; & b = a[i] + a[j]; \\ c = a[1] + a[2]; & c = a[k] + a[l]; \\ d = a[2] + a[0]; & d = a[m] + a[n]; \end{array}$

Penn ESE532 Fall 2020 -- DeHon

20

Scratchpad

- · Recall, scratchpad memory
 - Small
 - Explicitly managed (not dynamic like cache)
- If move (DMA) data to scratchpad memory, would be deterministic

b=a[0]+a[1]; b=a[i]+a[j]; c=a[1]+a[2]; c=a[k]+a[i]; d=a[2]+a[0]; d=a[m]+a[n];

Penn ESE532 Fall 2020 -- DeHon

21

23

Observe

 Instructions on "General Purpose" processors take variable number of cycles

Penn ESE532 Fall 2020 -- DeHon

22

Preclass 4

- How many cycles?
 - sin, cos 100 cycles each
 - Assignments take 1 cycle

ch=cos(heading);}

Preclass 5

· How many cycles?

```
sum=0;
for (i=0;i<32;i++) {
    sum+=(0-(b%2)) & a;
    b=b>>1;
    a=a<<1;
}</pre>
```

Penn ESE532 Fall 2020 -- DeHon

Preclass 5

· How many cycles?

```
sum=0;
for (;b!=0;b=b>>1) {
    if (b%2==1)
        sum+=a;
    a=a<<1;
}</pre>
```

Penn ESE532 Fall 2020 -- DeHoi

Observe

- · Data-dependent branching, looping
 - Means variable time for operations

Penn ESE532 Fall 2020 -- DeHon

26

Two Challenges

- Architecture Hardware have variable (data-dependent) delay
 - Esp. for General-Purpose processors
 - Instructions take different number of cycles
- Algorithm computational specification have variable (data-dependent) operations
 - Different number of instructions

 $Time = \sum Cycles(i)$

Penn ESE532 Fall 2020 -- DeHon

'Cles(I) 2

Algorithm

 What programming constructs are datadependent (variable delay)?

Penn ESE532 Fall 2020 -- DeHon

28

Programming Constructs

- · Conditionals: if/then/else
- Loops without compile-time determined bounds
 - While with termination expressions
 - For with data-dependent bounds
- · Data-dependent recursion
- Interrupts
 - I/O events, time-slice
- Note: 1st three were issue for HLS
- For same reason how did we address?

29

Architecture

What processor constructs are variable delay?

enn ESE532 Fall 2020 -- DeHon

Processor Variable Delay

- Caches
- Dynamic arbitration for shared resources
 - Bus, I/O, Crossbar output, memory, \dots
- · Data hazards
- Data-dependent branching / branch delays
- · Speculative issue
 - Out-of-Order, branch prediction

Penn ESE532 Fall 2020 -- DeHon

33

Hardware Architecture

- Some typical (371,471,501,571) processor "optimizations" can cause variable delay
 - Caches
 - Common-case optimizations
 - Pipeline stalls

Penn ESE532 Fall 2020 -- DeHon

33

What can we do to make architecture more deterministic?

- Explicitly managed memory
- Eliminate Branching (too severe?)
- Unpipelined processors
- · Fixed-delay pipelines
 - Offline-scheduled resource sharing
 - Multi-threaded
- Deadlines

Penn ESE532 Fall 2020 -- DeHon

3

36

Part :

DISCIPLINES TO ACHIEVE REAL-TIME


Penn ESE532 Fall 2020 -- DeHon

35

Explicitly Managed Memory

- · Make memory hierarchy visible
 - Use Scratchpad memories instead of caches
- Explicitly move data between memories
 - E.g. movement into local memory
- Already do for Register File in Processor
 - Load/store between memory and RF slot
 - ...but don't do for memory hierarchy

E532 Fall 2020 -- DeHon



Offline Schedule Resource Sharing

- · Don't arbitrate
- Decide up-front when each shared resource can be used by each thread or processor
 - Simple fixed schedule
 - Detailed Schedule
- What
 - Memory bank, bus, I/O, network link, ...

n ESE532 Fall 2020 -- DeHon

Fixed by hardware master

• 4 masters share a bus

• Each master gets to make a request on the bus every 4th cycle

– If doesn't use it, goes idle

P1 P2 P3 P4 P1 P2 P3 P4 P1 P2 P3 P4

Time

Penn ESE532 Fall 2020 – DeHon

Time


36

Time-Multiplexed Bus

- · Regular schedule
- Fixed bus slot schedule of length N > masters
 - (probably a multiple)
- · Assign owner for each slot
 - Can assign more slots to one
- E.g. N=8, for 4 masters
 - Schedule (1 2 1 3 1 2 1 4)

Penn ESE532 Fall 2020 -- DeHon


40



Simple Deterministic Processor

- · No branching
- Unpipelined
- Every operation completes in fixed time

· Cycle time?




Simple Deterministic
Processor with Multiplier


No branching
Unpipelined
Every operation completes in fixed time


Cycle time?
What's unfortunate about this?


nn ESE532 Fall 2020 -- DeHor


Simple Deterministic Processor with some Pipelining No branching Every operation completes in fixed time Retimed cycle time? How pipelines added change behavior? Hint: what is sequence of addresses into Instr. Mem? Penn ESES32 Fall 2020 – DeHon


















































Deadline Instruction

- · Deal with algorithmic (branching) variability
- · Set a hardware counter for thread
- · Decrement counter on each cycle
- Demand counter reach 0 before thread allowed to continue at deadline instruction
- · Model: fixed rate of attention
 - Stall if get there early
 - Similar to flip-flop on a logic path
 - Wait for clock edge to change or sample value
- · Model: fixed execution time

63

WCET

- WCET Worst-Case Execution Time
- Analysis when working with algorithms and architectures with data-dependent delay
 - Need to meet real time
 - Calculate the worst-case runtime of a task
 - Like calculating the critical path (but harder)
 - Worst-case delay of instructions
 - · Worst-case path through code
 - Worst-case # loop iterations
 - Rationale for setting Deadlines
 - (like a cycle time)

64

66

Deterministic Pipelines

- Not how ARM, Intel (371, 471, 501, 571) processor are piplined
- Those include operations that make timing variable
 - dynamic data hazards, branch speculation
- Here, data becomes available after a predictable time
- · Branches take effect at a fixed time
 - Likely delayed
- Schedule to delays to get correct data

^-

Different Goals

Real-Time

- Willing to recompile to new hardware
- Want time on hardware predictable
- Willing to schedule for delays in particular hardware

General Purpose/Best Effort

- ISA fixed
- Want to run same assembly on different implementations
- Tolerate different delays for different hardware
- Run faster on newer, larger implementations

n ESE532 Fall 2020 -- DeHon

SoC Opportunity


- Can choose which resources are shared
- · Can dedicate resources to tasks
- Isolate real-time tasks/portions of tasks from best-effort
 - Separate hardware/processors
 - Separate memories, network


Penn ESE532 Fall 2020 -- DeHon


UltraScale+ Zynq


- Has 2 "Real-Time Processor"
 - ARM Cortex-R5
 - 32b (vs. 64b for A53 APU processor)
 - ARMv7-R (vs. ARMv8)
 - Single ALU, dual issue
 - Branch prediction
- · Explicitly managed scratchpads
 - Tightly-Coupled Memories
 - On-Chip Memory (OCM)


Penn ESE532 Fall 2020 -- DeHon























Big Ideas:

- Real-Time applications demand different discipline from best-effort tasks
- Look more like synchronous circuits and hardware discipline
- Avoid or use care with variable delay programming constructs
- · Can sequentialize, like processor
 - But must avoid/rethink typical processor common-case optimizations
 - Offline calculate static schedule for computation and sharing

Admin

Feedback

78

- · Reading for Wed. on web
- P4 due Friday

Penn ESE532 Fall 2020 -- DeHon 7