

ESE532: System-on-a-Chip Architecture

Day 27: December 9, 2020
Software Pipelining




Penn ESE532 Fall 2020 -- DeHon

Previously: VLIW [Day 26]

- Very Long Instruction Word
- Set of operators
 - Parameterize number, distribution (X , $+$, $\sqrt{...}$)
 - More operators \rightarrow less time, more area
 - Fewer operators \rightarrow more time, less area
- Memories for intermediate state
 - Also parameterize memories and how connected
- Memory for “long” instructions
- General framework for specializing to problem
- General way to tradeoff area and time

2



3

Today

- Software Pipelining
 - Part 1: Idea, Steady-state
 - Part 2: Prologue, Epilogue
 - Part 3: Acyclic
 - Part 4: Loop Dependencies

4

Message

- Pack computations more tightly by scheduling multiple loop instances (loop bodies for multiple indices) together
 - Exploiting **pipelining** of computation
 - $l \ll \text{latency bound}$

Penn ESE532 Fall 2020 -- DeHon

5

Problem [Day 26]

- Low utilization of parallel functional units for a single loop body

	LD	LD	LD	ST	*	*	*	+	i	i	i	$\sqrt{}$
0								<	$\&x$	$\&y$	$\&z$	
1	X[i]	Y[i]	Z[i]									
2				x	y	z						
3							x+y					
4							+z					
5												$\sqrt{}$
6				Res[i]				i				

Penn ESE532 Fall 2020 -- DeHon

6

Unroll 4 [Day 26]

	LD	LD	LD	ST	*	*	*	*	+	+	i	i	i	sqr t
0								<		x0	y0	z0		
1	x0	y0	z0							x1	y1	z1		
2	x1	y1	z1		x0	y0	z0			x2	y2	z2		
3	x2	y2	z2		x1	y1	z1	xy0		x3	y2	z3		
4	x3	y2	z3		x2	y2	z2	xy1	+z0					
5					x3	y2	z3	xy2	+z1				0	
6				0				xy3	+z2				1	
7									+z3				2	
8													3	
9										i				


Penn ESE532 Fall 2020 -- DeHon

7

Preclass 1

for (i=0;i<MAX;i++)
 c+=a[i]*b[i];

- Pipeline not operate on a single loop body instance at a time
- Assume add is working on $a[0]*b[0]$ in same cycle,
 - What i is $a[i]*b[i]?$
 - What i is lookup Id $a[i]$, $b[i]$?



Penn ESE532 Fall 2020 -- DeHon


9

Observation: Pipeline

for (i=0;i<MAX;i++)

 c+=a[i]*b[i];

- When we pipeline, we use all the resources
- ...but, we don't operate on a single loop body instance at a time
- We cannot hit II=1 for VLIW schedule of a single loop body because of path latency



Penn ESE532 Fall 2020 -- DeHon

8

Observation: Unroll

- Works like a pipeline
- Only works because overlap data among loop instances

	LD	LD	LD	ST	*	*	*	*	+	+	i	i	i	sqr t
0								<		x0	y0	z0		
1	x0	y0	z0							x1	y1	z1		
2	x1	y1	z1		x0	y0	z0			x2	y2	z2		
3	x2	y2	z2		x1	y1	z1	xy0		x3	y3	z3		
4	x3	y3	z3		x2	y2	z2	xy1	+z0	x4	y4	z4		
5	x4	y4	z4		x3	y3	z3	xy2	+z1	x5	y5	z5	0	
6	x5	y5	z5	0	x4	y4	z4	xy3	+z2	x6	y6	z6	1	
7	x6	y6	z6	1	x5	y5	z5	xy4	+z3	x7	y7	z7	2	
8	x7	y7	z7	2	x6	y6	z6		+z4	x8	y8	z8	3	
9	x8	y8	z8	3	x7	y7	z7		+z5	x9	y9	z9	4	

Penn ESE532 Fall 2020 -- DeHon

10

Observation: Unroll

- Works like a pipeline
- If keep going, fill like pipeline...

	LD	LD	LD	ST	*	*	*	*	+	+	i	i	i	sqr t
0								<		x0	y0	z0		
1	x0	y0	z0							x1	y1	z1		
2	x1	y1	z1		x0	y0	z0			x2	y2	z2		
3	x2	y2	z2		x1	y1	z1	xy0		x3	y3	z3		
4	x3	y3	z3		x2	y2	z2	xy1	+z0	x4	y4	z4		
5	x4	y4	z4		x3	y3	z3	xy2	+z1	x5	y5	z5	0	
6	x5	y5	z5	0	x4	y4	z4	xy3	+z2	x6	y6	z6	1	
7	x6	y6	z6	1	x5	y5	z5	xy4	+z3	x7	y7	z7	2	
8	x7	y7	z7	2	x6	y6	z6		+z4	x8	y8	z8	3	
9	x8	y8	z8	3	x7	y7	z7		+z5	x9	y9	z9	4	

Penn ESE532 Fall 2020 -- DeHon


11

Observation: Pipeline

for (i=0;i<MAX;i++)

 c+=a[i]*b[i];

- Pipeline not operate on a single loop body instance at a time
- II of pipeline is 1
- What is latency bound for $c+a[i]*b[i]$?



Penn ESE532 Fall 2020 -- DeHon

12

Observation

- To have $II < \text{Latency Bound}$
 - (for a loop body)
- ...must spread one loop body calculation over multiple loop iterations

Penn ESE532 Fall 2020 -- DeHon

13

Idea: Software Pipelining


- Schedule VLIW operators across multiple loop iterations
- Treat execution on operators as pipeline

Penn ESE532 Fall 2020 -- DeHon

14

Pipeline

- Fully pipelined
 - Computation in a pipeline stage in a cycle, depends on output of a different stage on previous cycle
- What we compute in each cycle
 - is a set of pipeline stages
 - each operating on a different set of input data items




15

Penn ESE532 Fall 2020 -- DeHon

Pipeline Rewrite

```
for (i=0;i<MAX;i++)
    c+=a[i]*b[i];
for (i=0;i<MAX;i++) {
    aptr++; bptr++;
    la=*aptr; lb=*bptr;
    prod=la*lb;    Goal: each register
    c=c+prod;      compute based
    }               on value set
                    previous cycle.
```

Rewrite body to match cycle of pipeline




16

Pipeline Rewrite

```
for (i=0;i<MAX;i++)
    c+=a[i]*b[i];
for (i=0;i<MAX;i++) {
    aptr++; bptr++;
    { c=c+prod;
    ???
    }
    la=*aptr; lb=*bptr;
    prod=la*lb;    Goal: each register
    c=c+prod;      compute based
    }               on value set
                    previous cycle.
```

Rewrite body to match cycle of pipeline




17

Penn ESE532 Fall 2020 -- DeHon

Software Pipelined Version

```
for (i=0;i<MAX;i++)
    { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
    • Use this to compact schedule
```



18

Schedule Software Pipelined (Preclass 3)

How many cycles for preclass 3 schedule?

Cycle	Branch	ALU	ALU	Multiply	Ld/St
0					
1					
2					
3					
4					

Penn ESE532 Fall 2020 -- DeHon

19

Schedule Software Pipelined (Preclass 3)

Cycle	Branch	ALU	ALU	Multiply	Ld/St
0	Bzneq	Add r8	Add r1	Mul r6	Ld r4
1		Add r4	Add r5		Ld r5
2	Br top	Sub r2			

Penn ESE532 Fall 2020 -- DeHon

20

Prologue, Epilogue

Part 2

Penn ESE532 Fall 2020 -- DeHon

21

Prime Pipeline (as in ``Priming the Pump'')

- For this body to work, will need to setup the steady state-condition for the pipeline

```
for (i=2;i<MAX;i++)
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2020 -- DeHon

22

Prefix

- What need to do to define the loop variables used in the pipeline?

– prod?

– la, lb?

```
for (i=2;i<MAX;i++)
```

```
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2020 -- DeHon

23

With Prefix

```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2020 -- DeHon

24

Flush Pipeline

- For this body to work, will need to finish the pipeline

```
for (i=2;i<MAX;i++)
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

- What need to do after loop?
 - Hint: what does c, prod, la, lb hold at loop exit?

Penn ESE532 Fall 2020 -- DeHon

25

With Suffix

```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
c=c+prod;
c=c+la*lb;
```

Penn ESE532 Fall 2020 -- DeHon

26

Full Software Pipelined Loop


```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
{ c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
c=c+prod;
c=c+la*lb;
```

- Software pipelined loop requires a **loop prologue** and **loop epilogue**

Penn ESE532 Fall 2020 -- DeHon

27

Software Pipeline



Penn ESE532 Fall 2020 -- DeHon

28

Acyclic

Part 3

Penn ESE532 Fall 2020 -- DeHon

29

Preclass 4 Revisit Day 26, Preclass 2

```
for (xptr=&x;xptr<XMAX;xptr++)
  res[i]=sqrt(x[i]*x[i]+y[i]*y[i]+z[i]*z[i]);
  <XMAX;xptr++; yptr++; zptr++; ld x; ldy; ldz;
  x[i]^2; y[i]^2; z[i]^2; x[i]^2+y[i]^2; +z[i]^2; sqrt; res[i]
  • What resources would it take to achieve each II by resource bound?
```

II	Ld	St	*	+	inc	sqrt
3						
2						
1						

Penn ESE532 Fall 2020 -- DeHon

30

Revisit Day 26, Preclass 2

- Schedule for II=3 (work back from res store)
- <XMAX;xptr++; yptr++; zptr++; ld x; ldy; ldz; x[i]²; y[i]²; z[i]²; x[i]²+y[i]²; +z[i]²; sqrt; res[i]

Cycle	Br	ALU	Mpy	RP	WP	Incr	Sqrt
0							
1							
2					res 0		

Penn ESE532 Fall 2020 -- DeHon

31

II=3

Cycle	Br	ALU	Mpy	RP	WP	Incr	Sqrt
0	<	+z0	x1	x[i] 2		xptr 2	
1			y1	y[i] 2		yptr 2	sqrt0
2		x+y1	z1	z[i] 2	res0	zptr 2	

Operations	Instance
Incr	+2
ld	+2
x ² , y ² , z ²	+1
x ² +y ²	+1
+z ²	+0
sqrt	+0
st	+0

Penn ESE532 Fall 2020 -- DeHon

32

II=2

Cyc	Br	ALU	Mpy	Mpy	RP	RP	WP	i	i	sqrt
0	<	x+y1	x2	y2	x3	y3	x4	y4		sqrt0
1		+z1	z2		z3		res0	z4		

Operations	Instance
Incr	+4
ld	+3
x ²	+2
x ² +y ²	+1
+z ²	+1
sqrt	+0
st	+0

Penn ESE532 Fall 2020 -- DeHon

33

II=1

Br	A	A	M	M	M	RP	RP	RP	WP	i	i	i	sqrt
<	+y ₃	+z ₂	x4	y4	z4	x5	y5	z5	Res ₀	x6	y6	z6	xyz1

Operations	Instance
Incr	+6
ld	+5
x ²	+4
x ² +y ²	+3
+z ²	+2
sqrt	+1
st	+0

Penn ESE532 Fall 2020 -- DeHon

34

Software Pipelining

- Observe
 - For cases without loop dependencies,
 - if willing to mix any number of loop instances,
 - can achieve resource bound
- May require more registers to hold state

Penn ESE532 Fall 2020 -- DeHon

35

More Registers Example

- May require more registers to hold state
 - Implement: $Y = a^*(b+c^*(d+e))$

$$\begin{aligned} r1 &= d+e; \quad r1 = c^*r1; \quad r1 = b+r1; \quad r1 = a^*r1; \\ r1 &= a^*r2; \quad r2 = b+r3; \quad r3 = c^*r4; \quad r4 = d+e \end{aligned}$$

Penn ESE532 Fall 2020 -- DeHon

36

Compare to Day 26 (no software pipelining)

- [for preclass 4]
- One of each operator: II=8
 - Software pipelined 3
- Latency lower bound (roughly II=1 hardware here)
 - II=7
 - II=2.5 for unroll 4 iterations (10 cycles)
 - Software pipelined 1

Penn ESE532 Fall 2020 -- DeHon

37

Cyclic: Loop Dependencies

Part 3

38

Example w/ Loop Dependency


- for (i=0;i<MAX;i++)

$$s[i] = t[(s[i-1] + x[i]*x[i] + y[i]*y[i]) \% p];$$
- Assume +,* ,ld,st,% single cycle
- latency bound for loop body?
- cycle bound for loop?

Penn ESE532 Fall 2020 -- DeHon

39


Computational Graph



Penn ESE532 Fall 2020 -- DeHon

40

Resources?




- Resources to support cycle bound:
 - Adders (for increment and add)?
 - Load units?

Penn ESE532 Fall 2020 -- DeHon

41

Computational Graph




Penn ESE532 Fall 2020 -- DeHon

42

Computational Graph

- Schedule




	add	add	Id	st	mul	mod
0						
1						
2						

Penn ESE532 Fall 2020 -- DeHon

43

Computational Graph



	add	add	Id	st	mul	mod
0	Xptr +2	sprev0	Y +1	S[-1]	X^2+1	
1	Yptr+2	sptr 0	X +2		Y^2 +1	0
2	I +2 +1	X^2+Y^2 t[0]				

Penn ESE532 Fall 2020 -- DeHon

44

Loops with Dependencies

- Loops with dependencies
 - Limited by cycle bound
 - Cycles = max(II_{cycle_bound}, RB)
- (another example: Fall 2018 final, Question 2)

Penn ESE532 Fall 2020 -- DeHon

45

Lessons

- VLIW provides rich area-time tradeoffs
- Pipelining not just for hardware
 - Already seen for coarse operation pipelining, even with processors
 - Process- or thread-level parallelism
 - Saw for Compute/Communicate overlap
 - async / wait
 - Now see for ILP (instruction-level parallelism)
 - Necessary to achieve II < Latency Bound

Penn ESE532 Fall 2020 -- DeHon

46

Automation

- Good compiler should do this for you
- Worth understanding to reason about II should achieve
- If compiler not achieving, hint may need to check if there's a dependency the compiler thinks exists
- Gives you an idea of how to disambiguate for the compiler

Penn ESE532 Fall 2020 -- DeHon

47

Big Ideas:

- Pipelining of data processing useful for software scheduled on processors
 - VLIW (and pipelined, superscalar)
 - Not just hardware pipelines

Penn ESE532 Fall 2020 -- DeHon

48

Admin

- Feedback
- Final lecture tomorrow
- Project report due tomorrow