

ESE532: System-on-a-Chip Architecture

Day 28: December 10, 2020
Wrapup



Penn ESE532 Fall 2020 -- DeHon

Today

- Part 1:
 - What was course about
 - Final
- Part 2: Review w/ Simple Models
- Part 3
 - Other Courses
 - Questions/Discussion

2

Penn ESE532 Fall 2020 -- DeHon

Goal

- How to design/select/map to SoC to reduce Energy/Area/Delay.

3

Penn ESE532 Fall 2020 -- DeHon

Day 1

Outcomes

- Design, optimize, and program a modern System-on-a-Chip.
- Analyze, identify bottlenecks, design-space
- Decompose into parallel components
- Characterize and develop real-time solutions
- Implement both hardware and software solutions
- Formulate hardware/software tradeoffs, and perform hardware/software codesign

4

Penn ESE532 Fall 2020 -- DeHon

Day 1

Outcomes

- Understand the system on a chip from gates to application software, including:
 - on-chip memories and communication networks, I/O interfacing, RTL design of accelerators, processors, firmware and OS/infrastructure software.
- Understand and estimate key design metrics and requirements including:
 - area, latency, throughput, energy, power, predictability, and reliability.

5

Penn ESE532 Fall 2020 -- DeHon

Day 2

Message for Day

- Identify the Bottleneck
 - May be in compute, I/O, memory, data movement
- Focus and reduce/remove bottleneck
 - More efficient use of resources
 - More resources
- Repeat

6

Penn ESE532 Fall 2020 -- DeHon

Day 1

Abstract Approach

- Identify requirements, bottlenecks
- Decompose Parallel Opportunities
 - At extreme, how parallel could make it?
 - What forms of parallelism exist?
 - Thread-level, data parallel, instruction-level
- Design space of mapping
 - Choices of where to map, area-time tradeoffs
- Map, analyze, refine

7

Penn ESE532 Fall 2020 -- DeHon

SoC Designer Hardware Building Blocks

- Computational blocks
 - Adders, multipliers, dividers, ALUs
- Data Storage
 - Registers
 - Memory blocks
- Communication blocks
 - Busses
 - Multiplexers, Crossbars
 - DMA Engines
- Processors
- I/O blocks
 - Ethernet, USB, PCI, DDR, Gigabit serial links

8

Penn ESE532 Fall 2020 -- DeHon

Final

9

Penn ESE532 Fall 2020 -- DeHon

Final. From Code

- Analysis
 - Bottleneck
 - Amdhal's Law Speedup
 - Computational requirements
 - Resource Bounds
 - Critical Path
 - Latency/throughput/II
- Model/estimate speedup, **area**, **energy**, **yield**
- Map/schedule task graph to (multiple) target substrates
- Memory assignment and movement
- Area-time points
- **Real Time**

10

Penn ESE532 Fall 2020 -- DeHon

Final

- Like midterm
 - Content
 - Style
 - Open book, notes
 - Calculators allowed (encouraged)
- Previous years final and solutions
 - Linked to Fall 2019, Fall 2018, Fall 2017 syllabus (Spring 2017)
- Friday, December 18
 - Any time in 24 hour window

2 hours (standard final exam period)

11

Penn ESE532 Fall 2020 -- DeHon

Review

Part 2

12

Penn ESE532 Fall 2020 -- DeHon

Sequential Computation

- Computation requires a collection of operations
 - Arithmetic
 - Logical
 - Data storage/retrieval

$$T = \sum T_{op_i}$$

13

Penn ESE532 Fall 2020 -- DeHon

Computations in C

- Express computations in a programming language, such as C
- Can execute computation in many different ways
 - Sequential, parallel, spatial hardware


```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

14

Penn ESE532 Fall 2020 -- DeHon

Memory Characteristics

- Small memories
 - Fast
 - Low energy
 - Not dense
 - (high area per bit)
- Large memories
 - Slow
 - High energy
 - Dense (less area per bit)



15

Penn ESE532 Fall 2020 -- DeHon

Memory and Compute

- Computation involves both arith/logical ops and memory ops

$$T = \sum T_{op_i}$$

$$T = \sum (op == mem) \times T_{mem} + \sum (op == alu) \times T_{alu}$$

$$T = N_{memop} \times T_{mem} + N_{alu} \times T_{alu}$$

16

Penn ESE532 Fall 2020 -- DeHon

Memory and Compute

- Computation involves both arith/logical ops and memory ops
- Either can dominate
 - Be bottleneck

$$T = \sum T_{op_i}$$

$$T = N_{memop} \times T_{mem} + N_{alu} \times T_{alu}$$

17

Penn ESE532 Fall 2020 -- DeHon

Memory and Compute

- Timing
 - $T_{mem}=10$
 - $T_{alu}=1$
- $N_{mpy}=$
- $N_{add}=$
- $N_{mem}=$
- Total Time, T?

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

$$T = N_{memop} \times T_{mem} + N_{alu} \times T_{alu}$$

(not count loop, indexing costs in this sequence)

18

Penn ESE532 Fall 2020 -- DeHon

Memory and Compute

- Where bottleneck?

```

-  $T_{mem}=10$ 
-  $T_{alu}=1$ 
•  $N_{mpy}=16$ 
•  $N_{add}=15$ 
•  $N_{mem}=95$ 

```

$$T = N_{memop} \times T_{mem} + N_{alu} \times T_{alu}$$

Penn ESE532 Fall 2020 -- DeHon

19

Data Reuse

- Reduce memory operations to large memory by storing in
 - Registers
 - Small memories

$$T = N_{memop} \times T_{mem} + N_{alu} \times T_{alu}$$

$$T = N_{smem} \times T_{smem} + N_{lmem} \times T_{lmem} + N_{alu} \times T_{alu}$$

$$T_{lmem} > T_{smem}$$

20

Memory and Compute

- a,b in large mem

```

while(true) {
  for (i=0;i<16;i++) 
    y[i]=a[i]*b[i];
  z[0]=y[0];
  for (i=1;i<16;i++)
    z[i]=z[i-1]+y[i];
}

```

$$T = N_{smem} \times T_{smem} + N_{lmem} \times T_{lmem} + N_{alu} \times T_{alu}$$

Penn ESE532 Fall 2020 -- DeHon

21

Memory and Compute

- a,b in large mem

```

while(true) {
  for (i=0;i<16;i++) 
    y[i]=a[i]*b[i];
  z[0]=y[0];
  for (i=1;i<16;i++)
    z[i]=z[i-1]+y[i];
}

```

- Performance impact?

$$T = N_{smem} \times T_{smem} + N_{lmem} \times T_{lmem} + N_{alu} \times T_{alu}$$

22

Task Parallel

- Can run unrelated tasks concurrently

$$T = \sum T_{op_i}$$

$$T = \max \left(\sum T_{op_i} (op_i \in Task_1), \sum T_{op_i} (op_i \in Task_2) \right)$$

$$\text{Ideal: } T(p) = T(1)/p$$

23

Penn ESE532 Fall 2020 -- DeHon

Data Parallel

- Can run same task on independent data in parallel

$$T = \sum T_{op_i}$$

$$\text{Ideal: } T(p) = T(1)/p$$

24

Data Parallel

- Where reduce?
- What's data parallel?


```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

25

Penn ESE532 Fall 2020 -- DeHon

Vector/SIMD

- Can perform same operation on a set of data items



$$T = \sum T_{op_i}$$

$$\text{Ideal: } T(VL) = T(1)/VL \quad (\text{Vector Length})$$

26

Penn ESE532 Fall 2020 -- DeHon

Vector/SIMD

- Can perform same operation on a set of data items
 - Not everything vectorizable

$$T = \sum T_{op_i}$$

$$T = \left(\frac{1}{VL}\right) \sum T_{op_i} (\text{vectorize}(op_i)) + \sum T_{op_i} (\overline{\text{vectorize}(op_i)})$$

27

Penn ESE532 Fall 2020 -- DeHon

Vector/SIMD


- What's vectorizable?
- Speedup vector piece VL=4
 - (assume both memory and compute speedup)
- Overall speedup
- Amdahl's Law speedup for VL → infinity?

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

28

Penn ESE532 Fall 2020 -- DeHon

Dataflow Pipeline



- With no cycles in flowgraph
 - (no feedback)
 - (no loop carried dependencies)
- Producer and consumer can operate concurrently

$$T = \sum T_{op_i}$$

$$T = \max \left(\sum T_{op_i} (op_i \in \text{Prod}), \sum T_{op_i} (op_i \in \text{Consume}) \right)$$

29

Penn ESE532 Fall 2020 -- DeHon

Data Flow Pipeline

- Producer/consumer here?
- Time each
 - Assuming $T_{mem}=1$
- Granularity of dataflow pipeline
- Size of buffer needed to allow concurrent operation?

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

30

Penn ESE532 Fall 2020 -- DeHon

Data Flow Pipeline

- (note changed second loop)
- **Granularity of dataflow pipeline**
- Size of buffer needed to allow concurrent operation?

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[15]=y[15];
    for (i=14;i>=0;i--)
        z[i]=z[i+1]+y[i];
}
```

31

Penn ESE532 Fall 2020 -- DeHon

Spatial Pipeline

- Can build spatial pipeline of hardware operators to compute a dataflow graph

$$T = \sum T_{op_i}$$

- With no feedback: $T=1$
- With feedback limit II : $T=II$

32

Penn ESE532 Fall 2020 -- DeHon

Initiation Interval

- **What's II?**
– a, b still $T_{mem}=1$

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

33

Penn ESE532 Fall 2020 -- DeHon

Initiation Interval

- **What's II?**
– a, b, c $T_{mem}=1$

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i]+c[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

34

Penn ESE532 Fall 2020 -- DeHon

Initiation Interval

- **First loop ($T_{mem}=1$)**
– Latency of loop body?
– II?


```
while(true) {
    g=0;
    for (i=0;i<16;i++) {
        t=a[i]*b[i]+c[g];
        y[i]=t;
        g=t%16;
    }
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

35

Penn ESE532 Fall 2020 -- DeHon

Spatial Pipeline

- Back to original code
- Pipeline taking one $a[i]$, $b[i]$ per cycle?
– $T_{mem}=1$



36

Penn ESE532 Fall 2020 -- DeHon

Reduce


- (note slightly different second loop)
- Common pattern is a reduce operation
 - Combine a set of data into a single value
- Latency bound for second loop?

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z=0;
    for (i=0;i<16;i++)
        z+=y[i];
}
```

37

Penn ESE532 Fall 2020 -- DeHon


Log-Depth Associative Reduce



38

Penn ESE532 Fall 2020 -- DeHon

VLIW



- Can control datapath to perform multiple, heterogeneous operations per cycle
 - Tune parallelism
- Op types: A, B, C

$$T = \sum T_{op}$$
 - Ops N_A, N_B, N_C
 - Number of Hardware Units H_A, H_B, H_C
- T_{RB}=max(N_A/H_A, N_B/H_B, N_C/H_C, ...) $\leq T_{VLIW}$
- T_{CP} $\leq T_{VLIW}$

39

Penn ESE532 Fall 2020 -- DeHon

VLIW

- VLIW
 - 1 load/store (a,b,z)
 - Assume single cycle
 - 1 mpy
 - 1 add
 - (ignoring increment for simplicity/consistent)
- RB
- CP

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

40

Penn ESE532 Fall 2020 -- DeHon

VLIW

- VLIW
 - 1 load/store (a,b,z)
 - Assume single cycle
 - 1 mpy
 - 1 add
 - 1 incr

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

Cycle	mpy	add	Ld/st
0	a*b 0		a1
1		+y[i] 0	b1
2			z0

41

Penn ESE532 Fall 2020 -- DeHon

VLIW

- VLIW
 - 4 load/store (a,b,z)
 - Assume single cycle
 - 2 mpy
 - 2 add
 - RB
 - CP

```
while(true) {
    for (i=0;i<16;i++)
        y[i]=a[i]*b[i];
    z[0]=y[0];
    for (i=1;i<16;i++)
        z[i]=z[i-1]+y[i];
}
```

42

Penn ESE532 Fall 2020 -- DeHon

Memory Bottleneck

- Memory can end up being bottleneck

$$T = \sum T_{op_i} = T_{comp} + T_{mem}$$

Ideal: $T(p) = T_{comp}(1)/p + T_{mem}$

43

Penn ESE532 Fall 2020 -- DeHon

Memory Bottleneck

- Pipeline to perform one multiply per cycle
 - Memory supplies one data item from large memory (a,b) every 10 cycles
 - Performance?
 - (number of cycles)
- ```
while(true) {
 for (i=0;i<16;i++)
 y[i]=a[i]*b[i];
 z[0]=y[0];
 for (i=1;i<16;i++)
 z[i]=z[i-1]+y[i];
}
```

44

Penn ESE532 Fall 2020 -- DeHon

## Memory Bottleneck

- Memory can end up being bottleneck

$$T = \sum T_{op_i} = T_{comp} + T_{mem}$$

Ideal:  $T(p) = T_{comp}(1)/p + T_{mem}/Membw$

45

Penn ESE532 Fall 2020 -- DeHon

## Memory Bottleneck

- Invest in higher bandwidth
  - Wider memory
  - More memory banks
- Exploit data reuse
  - Smaller memories may have more bandwidth
  - Smaller memories are additional banks
    - More bandwidth

46

Penn ESE532 Fall 2020 -- DeHon

## Communication

- Once parallel, communication may be bottleneck

$$T = \sum T_{op_i} = T_{comp} + T_{mem} + T_{comm}$$

- Ideal (like VLIW):

$T \leq \max(T_{comp}/p, T_{mem}/membw, T_{comm}/netbw)$

47

Penn ESE532 Fall 2020 -- DeHon

## Area

- Can model area of various solutions
    - Sum of component areas
    - (watch interconnect)
  - Cost proportional A/P<sub>chip</sub>
  - Without sparing
    - $P_{chip} = (P_{mm})^A$
  - Sparing (did not cover this year)
    - Pmofn
- $$A = \sum A_i$$
- $$P_{chip} = \prod P_i$$

48

Penn ESE532 Fall 2020 -- DeHon

## Multi-Objective Optimization

- Many forms of parallelism
- Given fixed area (resources, energy)
  - Maximize performance
  - Select best architecture
- Given fixed performance goal (Real Time)
  - Find architecture that achieves
  - With minimum area (energy, cost)

49

Penn ESE532 Fall 2020 -- DeHon

## Final.

- Analysis
  - Bottleneck
  - Amdhal's Law Speedup
  - Computational requirements
  - Resource Bounds
  - Critical Path
  - Latency/throughput/II
- Model/estimate speedup, **area**, **energy**, **yield**
- Map/schedule task graph to (multiple) target substrates
- Memory assignment and movement
- Area-time points
- **Real Time**

50

Penn ESE532 Fall 2020 -- DeHon

## Other Courses Wrapup, Questions

### Part 3

51

Penn ESE532 Fall 2020 -- DeHon

## Distinction

### CIS240, 571(471)

- Best Effort Computing
  - Run as fast as you can
- Binary compatible
- ISA separation
- Shared memory parallelism
- **Caching** – automatic memory management
- Superscalar
- Pipelined processor


### ESE532

- Hardware-Software codesign
  - Willing to recompile, maybe rewrite code
  - Define/refine hardware
- Real-Time
  - Guarantee meet deadline
- Non shared-memory models
- Explicit memory management
- **VLIW**

52

Penn ESE532 Fall 2020 -- DeHon


## Abstraction Stack



53

Penn ESE532 Fall 2020 -- DeHon

## Circuits and Computer Engineering



## Other Courses

- Security: CIS331, CIS551
- Networking: ESE407, CIS553
- GPGPU (graphics focus): CIS565
- Machine Learning: ESE539
  - (was 680 this term)

55

Penn ESE532 Fall 2020 -- DeHon

## Message

- Any interesting, challenging computation will require both hardware and software
- SoC powerful implementation platform
  - Target pre-existing
  - Design customized for problem
  - Exploit heterogeneous parallelism
- Understand and systematically remove bottlenecks
  - Compute, memory, communicate, I/O

56

Penn ESE532 Fall 2020 -- DeHon

## Admin

- Feedback
- Project Report due Today
- Final: Friday, Dec. 18

57

Penn ESE532 Fall 2020 -- DeHon

## Question/Discussion

58

Penn ESE532 Fall 2020 -- DeHon