

# ESE532: System-on-a-Chip Architecture

Day 6: September 23, 2020  
Data-Level Parallelism



Penn ESE532 Fall 2020 -- DeHon

## Today

### Data-level Parallelism

- For Parallel Decomposition (Part 1)
- Architectures (Part 2)
- Concepts (Part 3)
- NEON

2

## Message

- Data Parallelism easy basis for decomposition
- Data Parallel architectures can be compact
  - pack more computations onto a fixed-size Integrated Circuit chip
  - OR perform computation in less area

3

Penn ESE532 Fall 2020 -- DeHon

## Preclass 1

- 400 news articles
- Count total occurrences of a string
- How can we exploit data-level parallelism on task?
- How much parallelism can we exploit?

4

Penn ESE532 Fall 2020 -- DeHon

## Parallel Decomposition

5

Penn ESE532 Fall 2020 -- DeHon

## Data Parallel

- Data-level parallelism can serve as an organizing principle for parallel task decomposition
- Run computation on independent data in parallel

6

Penn ESE532 Fall 2020 -- DeHon

## Exploit

- Can exploit with
  - Threads
  - Pipeline Parallelism
  - Instruction-level Parallelism
  - Fine-grained Data-Level Parallelism

7

Penn ESE532 Fall 2020 -- DeHon

## Performance Benefit

- Ideally linear in number of processors (resources)
- Resource Bound:
  - $T_{dp} = (T_{single} \times N_{data}) / P$
- $T_{single}$  = Latency on single data item
- $T_{dp} = T_{single} \times \lfloor N_{data} / P \rfloor$

8

Penn ESE532 Fall 2020 -- DeHon

## SPMD

- Single Program Multiple Data
- Only need to write code once
  - Get to use many times

9

Penn ESE532 Fall 2020 -- DeHon

## Preclass 2 Common Examples

- What are common examples of DLP?
  - Simulation
  - Numerical Linear Algebra
  - Signal or Image Processing
  - Optimization

10

Penn ESE532 Fall 2020 -- DeHon

## Hardware Architectures

### Part 2

11

Penn ESE532 Fall 2020 -- DeHon

## Idea

- If we're going to perform the same operations on different data, exploit that to reduce area, energy
- Reduced area means can have more computation on a fixed-size IC chip.


12

Penn ESE532 Fall 2020 -- DeHon

## SIMD

- Single Instruction Multiple Data

Shared Instruction




Penn ESE532 Fall 2020 -- DeHon

## Ripple Carry Addition

- Can define logic for each bit, then assemble:


– **bit slice**




Penn ESE532 Fall 2020 -- DeHon

## Arithmetic Logic Unit (ALU)

- Observe:
  - with small tweaks can get many functions with basic adder components




Penn ESE532 Fall 2020 -- DeHon



17


## Arithmetic and Logic Unit



16

## ARM v7 Core


- ALU is Key compute operator in a processor




Penn ESE532 Fall 2020 -- DeHon

## W-bit ALU as SIMD

- Familiar idea
- A W-bit ALU ( $W=8, 16, 32, 64, \dots$ ) is SIMD
- Each bit of ALU works on separate bits
  - Performing the same operation on it
    - Trivial to see bitwise AND, OR, XOR
    - Also true for ADD (each bit performing Full Adder)
- Share one instruction across all ALU bits



## ALU Bit Slice



## Preclass 4

- What do we get when add 65280 to 257
  - 32b unsigned add?
  - 16b unsigned add?

Penn ESE532 Fall 2020 -- DeHon

21

## ALU vs. SIMD ?


- What's different between
  - 128b wide ALU
  - SIMD datapath supporting eight 16b ALU operations

Penn ESE532 Fall 2020 -- DeHon

22

## ALU vs. SIMD Example

- Concretely show:
  - 16b wide ALU
  - SIMD datapath with two 8b wide ALUs



## ALU vs. SIMD ?


- How could we get both operations from the **same** hardware?
  - 128b wide ALU
  - SIMD datapath supporting eight 16b ALU operations

Penn ESE532 Fall 2020 -- DeHon

24

## Segmented Datapath

- Add a few gates to convert a wide datapath into one supporting a set of smaller operations
  - Just need to squash the carry at points



Penn ESE532 Fall 2020 -- DeHon

25

## Segmented Datapath


- Add a few gates to convert a wide datapath into one supporting a set of smaller operations
  - Just need to squash the carry at points
- But need to keep instructions (description) small
  - So typically have limited, homogeneous widths supported

Penn ESE532 Fall 2020 -- DeHon

26

## Segmented 128b Datapath

- 1x128b, 2x64b, 4x32b, 8x16b




Penn ESE532 Fall 2020 -- DeHon

27

## Terminology: Vector Lane

- Each of the separate segments called a **Vector Lane**
- For 16b data on 128b datapath, this provides 8 vector lanes




Penn ESE532 Fall 2020 -- DeHon

28

## Performance

- Ideally, pack into vector lanes
- Resource Bound:  $T_{vector} = N_{op}/VL$




Penn ESE532 Fall 2020 -- DeHon

29

## Register File

- Small Memory
- Usually with multiple ports
  - Ability to perform multiple reads and writes simultaneously
- Small
  - To make it fast (small memories fast)
  - Multiple ports are expensive




Penn ESE532 Fall 2020 -- DeHon


30

## SIMD Datapath

- Logical View:



- Layout View:



Penn ESE532 Fall 2020 -- DeHon

31

## Preclass 5

W	A(W)	% datapath	Instances	Peak 16b ops
16				
64				
128				
256				


Penn ESE532 Fall 2020 -- DeHon

32

## Preclass 5

Why?

W	A(W)	% datapath	Instances	Peak 16b ops	Ratio
16					
64					
128					
256					
(c)					



33


## To Scale Comparison



Penn ESE532 Fall 2020 -- DeHon

34

## To Scale W=1024



35

## Preclass 6: Vector Length


- May not match physical hardware length

– Logical (application need): Vector Length

– Physical (hardware provide): Vector Lanes

```
vadd(int *a, int *b, int *res,
      int vector_length) {
    for (int i=0;i<vector_length;i++)
        res[i]=a[i]+b[i];
}
```

Penn ESE532 Fall 2020 -- DeHon



## Preclass 6: Vector Length

- May not match physical hardware length
  - Logical (application need): Vector Length
  - Physical (hardware provide): Vector Lanes
- What happens when
  - Vector length > Vector Lanes?
  - Vector length < Vector Lanes?
  - Vector length % (Vector Lanes) != 0
    - E.g. vector length 13, for 8 vector lanes


Penn ESE532 Fall 2020 -- DeHon

37

## Performance

- Resource Bound

$$T_{vector} = [N_{op}/VL] \times T_{cycle}$$



38

## Preclass 3: Opportunity

- Don't need 64b variables for lots of things
- Natural data sizes?
  - Audio samples?
  - Input from A/D?
  - Video Pixels?
  - X, Y coordinates for 4K x 4K image?

Penn ESE532 Fall 2020 -- DeHon

39

## Vector Computation

- Easy to map to SIMD flow if can express computation as operation on vectors
  - Vector Add
  - Vector Multiply
  - Dot Product

Penn ESE532 Fall 2020 -- DeHon

40

## Concepts

### Part 3

Penn ESE532 Fall 2020 -- DeHon

41

## Terminology: Scalar


- Simple: non-vector
- When we have a vector unit controlled by a normal (non-vector) processor core often need to distinguish:
  - Vector operations that are performed on the vector unit
  - Normal=non-vector=scalar operations performed on the base processor core

Penn ESE532 Fall 2020 -- DeHon

42

## Vector Register File

- Need to be able to feed the SIMD compute units
  - Not be bottlenecked on data movement to the SIMD ALU
- Wide RF to supply
- With wide path to memory




Penn ESE532 Fall 2020 -- DeHon

44

## Point-wise Vector Operations

- Easy – just like wide-word operations (now with segmentation)




Penn ESE532 Fall 2020 -- DeHon

44

## Point-wise Vector Operations

- ...but alignment matters.
- If not aligned, need to perform data movement operations to get aligned



Penn ESE532 Fall 2020 -- DeHon

45

## Ideal

- $\text{for } (i=0; i<64; i++)$ 
  - $c[i] = a[i] + b[i]$
- No data dependencies
- Access every element
- Number of operations is a multiple of number of vector lanes

Penn ESE532 Fall 2020 -- DeHon

46

## Skipping Elements?

- How does this work with datapath?
  - Assume loaded  $a[0], a[1], \dots, a[63]$  and  $b[0], b[1], \dots, b[63]$  into vector register file
- $\text{for } (i=0; i<64; i=i+2)$ 
  - $c[i/2] = a[i] + b[i]$

Penn ESE532 Fall 2020 -- DeHon

47

## Stride

- Stride: the distance between vector elements used
- $\text{for } (i=0; i<64; i=i+2)$ 
  - $c[i/2] = a[i] + b[i]$
- Accessing data with stride=2

Penn ESE532 Fall 2020 -- DeHon

48

## Load/Store

- Strided load/stores
  - Some architectures will provide strided memory access that compact when read into register file
- Scatter/gather
  - Some architectures will provide memory operations to grab data from different places to construct a dense vector

49

Penn ESE532 Fall 2020 -- DeHon


## Neon

ARM Vector Accelerator

50

Penn ESE532 Fall 2020 -- DeHon


## Programmable SoC



51

Penn ESE532 f

## APU MPcore



52

Penn ESE532 Fall 2020 -- DeHon

## Neon Vector

- 128b wide register file, 16 registers
- Support
  - 2x64b
  - 4x32b (also Single-Precision Float)
  - 8x16b
  - 16x8b

53

Penn ESE532 Fall 2020 -- DeHon

## Sample Instructions

- VADD – basic vector
- VCEQ – compare equal
  - Sets to all 0s or 1s, useful for masking
- VMIN – avoid using if's
- VMLA – accumulating multiply
- VPADAL – maybe useful for reduce
  - Vector pair-wise add
- VEXT – for “shifting” vector alignment
- VLDR – deinterleaving load


54

Penn ESE532 Fall 2020 -- DeHon

## ARM Cortex A72 (a1-metal)

3-issue  
2 NEON pipes  
128b wide  
Out-of-Order  
16-stage pipe

Penn ESE532 Fall 2020 -- DeHon



<https://cdn.mos.cms.futurecon.net/2pkw43v46UJsfSted52.png>

## ARM Cortex A53 (Ultra96) (similar to A-7 Pipeline)

2-issue  
In-order  
1 NEON pipe  
64b wide  
8-stage pipe




Figure 1 Cortex-A7 Pipeline

<https://www.anandtech.com/show/8718/the-samsung-galaxy-note-4-exynos-review/3>

<https://arstechnica.com/gadgets/2011/10/arm-s-new-cortex-a7-is-tailor-made-for-android-superphones/>

56

## Big Ideas

- Data Parallelism easy basis for decomposition
- Data Parallel architectures can be compact – pack more computations onto a chip
  - SIMD, Pipelined
  - Benefit by sharing (instructions)
  - Performance can be brittle
    - Drop from peak as mismatch

57

Penn ESE532 Fall 2020 -- DeHon

## Admin

- Reading for Day 7 online
- HW3 due Friday
- HW4 out ?

58

Penn ESE532 Fall 2020 -- DeHon