

# ESE532: System-on-a-Chip Architecture

Day 8: September 30, 2020  
Spatial Computations



Penn ESE532 Fall 2020 -- DeHon

## Today

- Accelerator Pipelines (Part 1)
- FPGAs (Part 2)
- Computational Capacity (Part 3)
  - Zynq, F1

2

## Message

- Custom accelerators efficient for large computations
  - Exploit Instruction-level parallelism
  - Run many low-level operations in parallel
- Field-Programmable Gate Arrays (FPGAs)
  - Allow post-fabrication configuration of custom accelerator pipelines
  - Can offer high computational capacity

Penn ESE532 Fall 2020 -- DeHon

3


## Accelerator Datapaths

Penn ESE532 Fall 2020 -- DeHon

4


## Pipeline Graph

- Last time: pipelined simple loop



5


## Pipeline for Unrolled Loop



6

## Preclass 1

- For fully unrolled loop shown, how many instructions per pipeline cycle?
  - Add
  - Mpy
  - Load
  - Store



7

Penn ESE532 Fall 2020 -- DeHon

## Spatial Pipeline

- Can compute equivalent of tens of “instructions” in a cycle
- Wire up primitive operators
  - No indirection through register file, memory
- Pipeline for operator latencies
- Any dataflow graph of computational operations

8

Penn ESE532 Fall 2020 -- DeHon

## Operators

- Can assemble any custom operators
  - Ones may not have in generic processor
- Processor
  - Add, bitwise-xor/and/or
  - Maybe: floating-point add, multiply
- Less likely
  - Square-root, exponent, cosine, encryption (AES) step, polynomial evaluate, log-number-system

9

Penn ESE532 Fall 2020 -- DeHon

## Accelerators

- Compression/decompression
- Encryption/decryption
- Encoding (ECC, Checksum)
- Discrete Cosine Transform (DCT)
- Sorter
- Taylor Series Approximation of function
- Transistor evaluator
- Tensor or Neural Network evaluator

10

Penn ESE532 Fall 2020 -- DeHon

## Streaming Dataflow

- Replace operator with custom accelerator
- Stream data to/from it

11

Penn ESE532 Fall 2020 -- DeHon

## Streaming Dataflow Example



12

Penn ESE532 Fall 2020 -- DeHon

## Application-Specific SoCs


- For dedicated applications may build custom hardware for accelerators
  - Layout VLSI, fab unique chips
  - ESE370, 570
- Video-encoder – include custom DCT, motion-estimation engines

13

Penn ESE532 Fall 2020 -- DeHon

## Apple A13 Bionic

- 98mm<sup>2</sup>, 7nm
- 8.5 Billion Tr.
- iPhone 11 +
- 6 ARM cores
  - 2 fast (2.6GHz)
  - 4 low energy
- 4 custom GPUs
- Neural Engine
- 5 Trillion ops/s?



14

Penn ESE532 Fall 2020 -- DeHon

## Customizable Accelerators

- With post-fabrication configurability can exploit without unique fabrication
- Need programmable substrate that allows us to wire-up computations

15

Penn ESE532 Fall 2020 -- DeHon

## Field-Programmable Gate Arrays

FPGAs  
Part 2

16

Penn ESE532 Fall 2020 -- DeHon

## FPGA

- Idea: Can wire up programmable gates in the “field”
  - After fabrication
  - At your desk
  - When part “boots”
- Like a “Gate Array”
  - But not hardwired

17

Penn ESE532 Fall 2020 -- DeHon


## Gate Array

- Idea: Provide a collection of uncommitted gates
- Create your “custom” logic by wiring together the gates
- Less layout, fewer masks than full custom
  - Since only wiring together pre-fab gates
    - lower cost (fewer masks)
    - lower manufacturing delay

18

Penn ESE532 Fall 2020 -- DeHon

## Gate Array



9

Penn ESE532 Fall 2020 -- DeHon

## GA → FPGA

- Remove the need to even fabricate the wiring mask
- Make “customization” soft
- Key trick:
  - Use reprogrammable configuration bits
  - Typically: static-RAM bits
    - Like SRAM cells or latches in memory
    - Hold a configuration value


20

Penn ESE532 Fall 2020 -- DeHon

## Multiplexer Gate

### • MUX

- When  $S=0$ , output= $i_0$
- When  $S=1$ , output= $i_1$




$$\text{Out} = /s * i_0 + s * i_1$$

21

Penn ESE532 Fall 2020 -- DeHon

## Mux with configuration bits = programmable gate




Penn ESE532 Fall 2020

22

## Preclass 4a

- How do we program to behave as and2?




23

Penn ESE532 Fall 2020 -- DeHon

## Preclass 4b

- How do we program to behave as xor2?




24

Penn ESE532 Fall 2020 -- DeHon

## Mux as Logic


- Just by “configuring” data into this mux4,
  - Can select **any** two input function



Penn ESE532 Fall 2020 -- DeHon

## LUT – LookUp Table


- When use a mux as programmable gate
  - Call it a **LookUp Table (LUT)**
  - Implementing the Truth Table for small # of inputs
    - # of inputs =  $k$  (need mux- $2^k$ )
  - Just lookup the output result in the table



Penn ESE532 Fall 2020 -- DeHon

## Preclass 6

- How do we program full adder?



27


## FPGA

- Programmable gates + wiring
  - (both built from muxes w/ config. bits)
- Can wire up any collection of gates
  - Like a gate array

28

## Simplistic FPGA (illustrate possibility)


- Every LUT input has a mux
- Every such mux has  $m=(N+I)$  inputs
  - An input for each LUT output ( $N$  2-LUTs)
  - An input for each Circuit Input ( $I$  Circuit inputs)
- Each Circuit Output has an  $m$ -input mux



29

## Simplistic FPGA (illustrate possibility)

- $N$  2-LUTs,  $I$  Circuit Inputs,  $O$  Circuit Outputs
- $2N+O$  muxes to connect
- Can build **any** combinational logic circuit that doesn't need more than  $N$  2-input gates,  $I$  inputs,  $O$  outputs



30


## Preclass 3

### How big is an m-input mux?

- In terms of 2-input muxes?

- Warmup: how many for 4-input (Preclass 2)
- Warmup: how many for 8-input (below)

m inputs – what we are selecting from



$\log_2(m)$  bits  
to select  
which input  
routed to  
output

31

Penn ESE532 Fall 2020 -- DeHon


## Math: Series Sums

$$\begin{aligned}
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots) \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots)*(1-r) \\
 & = A_0 + A_0 r + A_0 r^2 + A_0 r^3 + A_0 r^4 + \dots \\
 & \quad - A_0 r - A_0 r^2 - A_0 r^3 - A_0 r^4 - \dots \\
 & = A_0 \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots)*(1-r) = A_0 \\
 & \bullet A_0(1+r+r^2+r^3+r^4+\dots) = A_0/(1-r)
 \end{aligned}$$

32

Penn ESE532 Fall 2020 -- DeHon

## Receding Sum




33

Penn ESE532 Fall 2020 -- DeHon

## Simplistic FPGA

(illustrate possibility...and expense)

- $2N+O$  m-input muxes;  $m=N+I$
- Each m-input mux is  $m-1$  2-input muxes
- Requires:  $(2N+O)^*(N+I-1)$  2-input muxes
- Mux area grows as  $\sim N^2$   
– when gate (LUT) area grows as  $N$



34

Penn ESE532 Fall 2020 -- DeHon


## Interconnect

- Fully connected mux input is too expensive, growing as  $N^2$ 
  - ...and not necessary
- Want
  - To be able to wire up gates
  - Economical with wires and muxes
    - ...and configuration bits
  - Exploit locality (keep wires short)

35

Penn ESE532 Fall 2020 -- DeHon


## Simple FPGA



36

Penn ESE532 Fall 2020 -- DeHon

## Simple FPGA




37

Penn ESE532 Fall 2020 -- DeHon

## Register


- Want to be able to pipeline logic
- ...and generally hold state
  - E.g. implement hold Input-N in preclass 1
- Add optional register on each gate



38

Penn ESE532 Fall 2020 -- DeHon

## Simple FPGA



39

Penn ESE532 Fall 2020 -- DeHon

## FPGA Design

- Raises many architectural design questions
  - How big (many inputs) should the gates have?
    - Are LUTs really the right thing...
  - How rich is the interconnect?
    - Wires/channel
    - Wire length
    - Switching options

40

Penn ESE532 Fall 2020 -- DeHon

## Modern FPGAs

- Logic Blocks
  - hardwired fast-carry logic
    - Can implement adder bit in single "LUT"
  - Speed optimized: 6-LUTs
  - Energy, Cost optimization: 4-LUTs
  - Clusters many LUTs into a tile
- Interconnect
  - Mesh, segments of length 4 and longer

41

Penn ESE532 Fall 2020 -- DeHon

## More than LUTs


- Should there be more than LUTs in the "array" fabric?
- What else might we want?

42

Penn ESE532 Fall 2020 -- DeHon

## Embedded Memory

- One flip-flop per LUT doesn't store state densely
- Want memory close to logic



43

Penn ESE532 Fall 2020 -- DeHon


## Embed Memory in Array

- Replace logic clusters
- Convenient to replace columns
  - Since area of memory may not match area of logic cluster

44

Penn ESE532 Fall 2020 -- DeHon

## Embedded Memory in FPGA



Memory banks on Xilinx called BRAMs (Block RAMs)

45

Penn ESE532 Fall 2020 -- DeHon

## Hardwired Multipliers


- Can build multipliers out of LUTs
  - Just as can implement multiplies on processor out of adds
- But, custom multiplier is smaller than LUT-configured multiplier
  - ...and multipliers common in signal processing, scientific/engineering compute

46

Penn ESE532 Fall 2020 -- DeHon

## Multiplier Integration

- Integrate like memories
  - Replace columns



Penn ESE532 Fall 2020 -- DeHon

## More FPGA Architecture Design Questions

- Size of Memories? Multipliers?
- Mix of LUTs, Memories, Multipliers?
- Add processors? Floating-point?
- Other hardwired blocks?
- How manage configuration?

48

Penn ESE532 Fall 2020 -- DeHon

## Midterm (10/7 – next Wed.)

- Analysis
  - Bottleneck
  - Amdhal's Law Speedup
  - Computational requirements
  - Resource Bounds
  - Critical Path
  - Latency/throughput/I<sub>L</sub>
- Will be calculating/estimating runtimes
- From Code
- Forms of Parallelism
- Dataflow, SIMD, hardware pipeline, threads
- Pipelining/Retiming
- Map/schedule task graph to (multiple) target substrates
- Memory assignment and movement
- Area-time points 49

Penn ESE532 Fall 2019 -- DeHon

## Midterm

- Online Canvas quiz
- Open book, notes, etc.
- Calculators allowed (encouraged)
- Drawing programs required
- Read midterm details posted on web
- Last four midterms, finals online
  - Both without answers (for practice)
  - ...and with answers (check yourself)
  - Check syllabus for previous terms
- Midterm comes earlier this year

50


## Zynq MPSoC

### Part 3

Penn ESE532 Fall 2020 -- DeHon

51

## Programmable SoC



UG1085  
Xilinx  
UltraScale  
Zynq  
TRM  
(p27)

52

## ZU3EG (Ultra96)

- 6-LUTs: 70,560
- DSP Blocks: 360
  - 18x27 multiply, 48b accumulate
- Block RAMs (BRAMs): 216
  - 36Kb
  - Dual port
  - Up to 72b wide (512x72)

Penn ESE532 Fall 2020 -- DeHon

53

## DSP48




Figure 1-1: Basic DSP48E2 Functionality

Xilinx UG579 UltraScale DSP Slice User's Guide 54

Penn ESE532 Fall 2020 -- DeHon

## Preclass 5

Approximating	Resources	Cycle	Per second
Zynq LUTs	70,000 adder bits	0.5 GHz	
4x ARM Scalar	4x2x64 adder bits	1.2 GHz	
4x ARM Neon	4x1x64 adder bits	1.2 GHz	
Zynq DSP	360 multiply-accumulates	0.5 GHz	
4x ARM Scalar	4x(1 mpy+1add)	1.2 GHz	
4x ARM Neon	4x1x4 multiply-accumulates	1.2 GHz	

- How compare between ARM scalar, ARM NEON and FPGA array?
  - Adder-bits/second?
  - Multiply-accumulators/second?

55

Penn ESE532 Fall 2020 -- DeHon

## Capacity → Density

- Says Zynq has high computational capacity in FPGA
- More broadly
  - FPGA can have more compute/area than processor
    - E.g., more adder bits in some fixed area
  - SIMD can have more compute/area than processor (Day 6)
  - How wide SIMD can you exploit?

56

Penn ESE532 Fall 2020 -- DeHon

## VU9P (Amazon F1)

- 6-LUTs: 1,182,240
- DSP Blocks: 6,840
  - 18x27 multiply, 48b accumulate
- Block RAMs (BRAMs): 2,160
  - 36Kb
  - Dual port
  - Up to 72b wide (512x72)

57

Penn ESE532 Fall 2020 -- DeHon

## VU9P (Amazon F1)

Approximating	Resources	Cycle	Per second
Zynq LUTs	70,000 adder bits	0.5 GHz	
4x ARM Scalar	4x2x64 adder bits	1.2 GHz	
4x ARM Neon	4x1x64 adder bits	1.2 GHz	
Zynq DSP	360 multiply-accumulates	0.5 GHz	
4x ARM Scalar	4x(1 mpy+1add)	1.2 GHz	
4x ARM Neon	4x4x4 multiply-accumulates	1.2 GHz	
VU9P LUTs	1,182,000 adder bits	0.8 GHz	
VU9P DSP	6,840 multiply-accumulates	0.8 GHz	

58

Penn ESE532 Fall 2020 -- DeHon

## FPGA Potential

- FPGA Array has high raw capacity
- Exploitable when computation has high regularity
  - Uses the same computation over-and-over
  - High throughput on a computation
  - Build customized accelerator pipeline to match the computation
- Low-hanging fruit
  - Operator/function takes most of the compute time

59

Penn ESE532 Fall 2020 -- DeHon

## 90/10 Rule

- Observation that code is not used uniformly
- 90% of the time is spent in 10% of the code
- Knuth: 50% of the time in 2% of the code
- Opportunity
  - Build custom datapath in FPGA (hardware) for that 10% (or 2%) of the code

60

Penn ESE532 Fall 2020 -- DeHon

## Big Ideas

- Custom accelerators efficient for large computations
  - Exploit Instruction-level parallelism
  - Run many low-level operations in parallel
- Field Programmable Gate Arrays (FPGAs)
  - Allow post-fabrication configuration of custom accelerator pipelines
  - Can offer high computational capacity

Penn ESE532 Fall 2020 -- DeHon

61

## Admin

- Reading for Day 9 on canvas
- HW4 due on Friday
- Hardware Distribution Survey due Monday
  - Mechanism-wise, warmup for midterm
- Midterm on Wednesday
  - No assignment due on Friday (10/9)
  - Previous midterms (with solutions) on web syllabus of previous years
- HW5 out soon
  - Heavier – start early...have more than week

Penn ESE532 Fall 2020 -- DeHon

Vivado HLS synthesis slow (plan for it)

62