# ESE532: System-on-a-Chip Architecture

Day 5: September 20, 2021 Dataflow Process Model

--- F0F500 F-II 0004 | D-II--



### Today

**Dataflow Process Model** 

- Terms (part 1)
- Issues
- Abstraction
- Performance Prospects (part 2)
- · Basic Approach
- As time permits (part 3)
  - Dataflow variants
  - Motivations/demands for variants

enn ESE532 Fall 2021 -- DeHon

.

### Message

- · Parallelism can be natural
- · Expression can be agnostic to substrate
  - Abstract out implementation details
  - Tolerate variable delays may arise in implementation
- · Divide-and-conquer
  - Start with coarse-grain streaming dataflow
- Basis for performance optimization and parallelism exploitation

Penn ESE532 Fall 2021 -- DeHon

2

# Programmable SoC Implementation Platform for innovation This is what you target (avoid NRE) Implementation vehicle Penn ESE532 Fall 2021 -- DeHon


# Reminder • Goal: exploit parallelism on heterogeneous PSoC to achieve desired performance (energy)

### Term: Process

- · Abstraction of a processor
- Looks like each process is running on a separate processor
- · Has own state, including
  - Program Counter (PC)
  - Memory
  - Input/output
- May not actually run on processor
  - Could be specialized hardware block
  - May share a processor

### **Thread**

- Has a separate locus of control (PC)
- May share memory (contrast process)
  - Run in common address space with other threads
- · May not actually run on processor
  - Could be specialized hardware block
  - May share a processor



### **Process**

- · Processes (threads) allow expression of independent control
- · Convenient for things that advance independently
- · Process (thread) is the easiest way to express some behaviors
  - Easier than trying to describe as a single process
- · Can be used for performance optimization to improve resource utilization

### Preclass 2

- · Average time for TF, SG independtly?
  - 1 cycle 99% of time, 100 cycles 1% of time
- Throughput TF->SG with no FIFO?
  - Hint: what must wait on TF miss? SG miss?
- · Throughput with FIFO? - How is FIFO changing?
- What benefit from FIFO and processes?



### Preclass 2

- · Independent probability of miss
  - $-P_f, P_q$
- Concretely
  - 1 cycle in map
  - 100 run function and put in map
- If each runs independently (in isolation)
  - T~= 1\*(1-P)+P\*100
- If run together in lock step
  - Either can stall: P=P<sub>f</sub>+P<sub>q</sub>-P<sub>f</sub>P<sub>q</sub>
- T~= 1\*(1-P)+(P)\*100

11

# Model (from Day 4) Communicating Threads

- · Computation is a collection of sequential/control-flow "threads"
- · Threads may communicate
  - Through dataflow I/O
  - (Through shared variables)
- · View as hybrid or generalization
- CSP Communicating Sequential Processes → canonical model example

### Issues

- Communication how move data between processes?
  - What latency does this add?
  - Throughput achievable?
- Synchronization how define how processes advance relative to each other?
- Determinism for the same inputs, do we get the same outputs?

Penn ESE532 Fall 2021 -- DeHon

13


# Today's Stand

- Communication FIFO-like channels
- · Synchronization dataflow with FIFOs
- · Determinism how to achieve
  - ...until you must give it up.
    - Only hint at giving up at end of lecture, time permitting

Penn ESE532 Fall 2021 -- DeHon

14

### **Dataflow Process Model**



### Operation/Operator

- Operation logical computation to be performed
  - A process that communicates through dataflow inputs and outputs
- Operator physical block that performs an Operation
  - E.g. processor, hardware block

Penn ESE532 Fall 2021 -- DeHon

16

# Dataflow / Control Flow

### **Dataflow**

- Program is a graph of operations
- Operation consumes tokens and produces tokens
- All operations run concurrently
  - All processes

### Control flow (e.g. C)

- Program is a sequence of operations
- Operation reads inputs and writes outputs into common store
- One operation runs at a time
  - defines successor

17

Day 4


Day 4

### Token

- · Data value with presence indication
  - May be conceptual
    - Only exist in high-level model
    - Not kept around at runtime
  - Or may be physically represented
    - One bit represents presence/absence of data

Penn ESE532 Fall 2021 -- DeHon


18





### **Streams**


- · Captures communications structure
  - Explicit producer→consumer link up
- · Abstract communications
  - Physical resources or implementation
  - Delay from source to sink
- Contrast
  - C: producer->consumer implicit through memory
  - Verilog/VHDL: cycles visible in implementation
  - (can add **on top of** either C or Verilog)

Penn ESE532 Fall 2021 -- DeHon









# **Dataflow Process Network**

- Collection of Operations
- · Connected by Streams
- · Communicating with Data Tokens

· (CSP restricted to stream communication)


### **Dataflow Abstracts Timing**

- Doesn't say
  - on which cycle calculation occurs
- Does say
  - What order operations occur in
  - How data interacts
    - · i.e. which inputs get mixed together
- Permits
  - Scheduling on different # and types of resources
  - Operators with variable delay
  - Variable delay in interconnect

# **Dataflow Graphs** Parallel Performance Prospect

Part 2

27



# Synchronous Dataflow (SDF) with fixed operators

- · Particular, restricted form of dataflow
- Each operation
  - Consumes a fixed number of input tokens
  - Produces a fixed number of output tokens
  - Operator performs fixed number of operations (in fixed time)
  - When full set of inputs are available
    - Can produce output
  - Can fire any (all) operations with inputs

available at any point in time

### **SDF Operator FFT** 1024 inputs 1024 1024 1024 outputs 10,240 multiplies 20,480 adds 30,720 (or 30,720 primitive operations) Windowed FFT Entropy Encode Quantize

### **Processor Model**

- Simple (for today's lecture)
  - Assume one primitive operation per cycle
- · Could embelish
  - Different time per operation type
    - E.g. adds: 1 cycle, multiply: 3 cycles
  - Multiple memories with different timings


# Time for Graph Iteration on **Processors**


- $T_{one} = \sum_{i} Nops_{i}$ Single processor
- · One processor per Operation (process)  $\square$  T<sub>each</sub> = max(Nop<sub>1</sub>,Nop<sub>2</sub>,Nop<sub>3</sub>,...)
- General


$$T_{map} = max \left( \sum_{i} c(1, i) \times Nops_{i}, \sum_{i} c(2, i) \times Nops_{i}, \sum_{i} c(3, i) \times Nops_{i}, \dots \right)$$


c(x,y) - 1 if Processor x runs task y 32

































# Custom Accelerator

- Dataflow Process doesn't need to be mapped to a processor
- Map FFT to custom datapath on FPGA logic
  - Read and produce one element per cycle
  - 1024 cycles to process 1024-point FFT



### **Operations**

- Can be implemented on different operators with different characteristics
  - Small or large processor
  - Hardware unit
  - Different levels of internal
    - Data-level parallelism
    - · Instruction-level parallelism
    - Pipeline parallelism
- · May itself be described as
  - Dataflow process network, sequential,

hardware register transfer language

46


### **Streams**

- · Stream: logical communication link
- How might we implement:
  - Two threads running on a single processor (sharing common memory)?
  - Two processes running on different processors on the same chip?
  - Two processes running on different hosts
    - E.g. one at Penn, one on Amazon cloud

47

# Add Delay

- What does it do to computation if add an operation that copies inputs to outputs with some latency?
  - Impact on function?
  - What is throughput impact when Identity operation has
    - Latency 10, throughput 1 value per cycle?



# Semantics (meaning)

- Need to implement semantics
  - i.e. get same result as if computed as indicated
- · But can implement any way we want
  - That preserves the semantics
  - Exploit freedom of implementation

Penn ESE532 Fall 2021 -- DeHon

49

# Basic Approach

Penn ESE532 Fall 2021 -- DeHon

50

# Approach (1)

- · Identify natural parallelism
- · Convert to streaming flow
  - Initially leave operations in software
  - Focus on correctness
- Identify flow rates, computation per operator, parallelism needed
- Refine operations
  - Decompose further parallelism?
  - E.g. data parallel split, ILP implementations

model potential hardware

51

# Approach (2)

- Refine coordination as necessary for implementation
- Map operations and streams to resources
  - Provision hardware
  - Scheduling: Map operations to operators
  - Memories, interconnect
- · Profile and tune
- Refine

52

### **Dataflow Variants**

### Part 3:

(coverage here depends on time available)

enn ESE532 Fall 2021 -- DeHon

53

# Variable Delay

- Two different causes of "variable" delay
  - 1. Operator-dependent
  - 2. Data-dependent
- · Operator dependent
  - Depends on operator select
    - · Fast processor, slow processor, GPU
    - · Fixed time once select
- Data-Dependent
  - Depends on data being processed
- Examples to come

# Motivations and Demands for Dataflow Options

Time Permitting

Penn ESE532 Fall 2021 -- DeHon

55

# Data-Dependent Variable Delay Operators

- Why might a multiplier have datadependent variable delay?
  - Hint: consider shift-and-add multiply
    - Multiply by 3 vs. multiply by 16,777,215
- Why might square root have variable delay?
- Why might memory lookup on a processor have variable delay?

Penn ESE532 Fall 2021 -- DeHon

56

# Data-Dependent Variable Delay Operators

- Operators with Data-Dependent Variable Delay
  - Cached memory or computation
  - Shift-and-add multiply
  - Iterative divide or square-root

Penn ESE532 Fall 2021 -- DeHon

57

### GCD (Preclass 3)

 What is delay of GCD computation?

- while(a!=b)
  - t=max(a,b)-min(a,b)
  - a=min(a,b)
  - b=t
- return(a);

Penn ESE532 Fall 2021 -- DeHon

58

# Dynamic Rates?

- Dynamic rates use of inputs or production of outputs is data-dependent
  - if (good\_input(x)) out.write(x)
  - If (destination\_high(x) high.write(x) else low.write(x)
- · What is implication of static rates
  - on compression?
  - Filtering?
    - (e.g. discard all spam packets)

enn ESE532 Fall 2021 -- DeHon

59


# Data-Dependent Rates?

- · Static Rates limiting
  - Compress/decompress
    - Lossless
    - Even Run-Length-Encoding
  - Filtering
    - Discard all packets from spamRus
  - Anything data dependent

Penn ESE532 Fall 2021 -- DeHon

### When non-blocking necessary?

- What are cases where we need the ability to ask if a data item is present?
- · Consider an IP packet router:



### Non-Blocking

- · Removed model restriction
  - Can ask if token present
- · Gained expressive power
  - Can grab data as shows up
- Weaken our guarantees
  - Possible to get non-deterministic behavior
    - · Depends on timing
      - -Which we've said may vary with mapping
- Use when necessary, avoid if possible

Penn ESE532 Fall 2021 -- DeHon

### **Turing Complete**

- Can implement any computation describable with a Turing Machine
  - (theoretical model of computing by Alan Turing)
- Turing Machine captures our notion of what is computable
  - If it cannot be computed by a Turing Machine, we don't know how to compute it

enn ESE532 Fall 2021 -- DeHon

63

65

# **Process Network Roundup**

Model	Deterministic Result	Deterministic Timing	Turing Complete
SDF+fixed-delay operators	Y	Y	N
SDF+variable (data-dependent) delay operators	Y	N	N
DDF blocking	Y	N	Y
DDF non- blocking	N	N	Y
ESE532 Fall 2021 DeH	Good For on correctness	Good For Real-Time	Completenes (Compute anything)

# Big Ideas

- Capture gross parallel structure with Process Network
- Use dataflow synchronization for determinism
  - Abstract out timing of implementations
  - Give freedom of implementation
- Exploit freedom to refine mapping to optimize performance
- Minimally use non-determinism as necessary

### Admin

- · Remember feedback
  - Today's lecture and HW2
- · Reading for Day 6 on web
- · HW3 due Friday
  - Implementing multiprocessor solutions on homogeneous (x86) processor cores
- Next lecture: Distribute Ultra96 hardware
  - Come in person to pickup
  - Will need for HW4

Penn ESE532 Fall 2021 -- DeHon