ESE5320: System-on-a-Chip Architecture

Day 7: September 25, 2023 Pipelining

one ESEE320 Foll 2022 Dollar



Previously

- · Pipelining in the large
 - Not just for gate-level circuits
- Throughput and Latency
- · Pipelining as a form of parallelism

Penn ESE5320 Fall 2023 -- DeHon

Today

Pipelining details (for gates, primitive ops)

- Systematic Approach (Part 1)
- Justify Operator and Interconnect Pipelining (Part 2)
- · Loop Bodies
- Cycles in the Dataflow Graph (Part 3)
- C-slow [supplemental recording] (Part 4)

Penn ESE5320 Fall 2023 -- DeHon

3

3

Message

 Pipelining is an efficient way to reuse hardware to perform the same set of operations at high throughput

Penn ESE5320 Fall 2023 -- DeHon

4

Multiplexer Gate


- MUX
 - When S=0, output=i0
 - When S=1, output=i1

S	i0	i1	Mux2(S,i0,i1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Cycle

Two uses of term in this lecture:


- · Repetitive waveform
 - E.g. sine wave or square wave
- Graph cycle





4

Penn ESE5320 Fall 2023 -- DeHon

5







Register

• Use a pair to create a flip-flop

- Also call register

• What happens when

- CLK is low (0)?

- CLK is high (1)?


- CLK transitions from 0 to 1?

• What output Q until next 0 to 1 CLK transition?

Penn ESE5320 Fall 2023 - DeHon

10

9



Synchronous Circuit Discipline


Registers that sample inputs at clock edge and hold value throughout clock period


Compute from registers-to-registers


Clock Cycle time large enough for longest logic path between registers

Min cycle = Max path delay between registers

11 12









Preclass 2: What Happens?


• What would be wrong with this pipelining?


• For this initial design:





17 18





Note Registers on Links · Some links end up with multiple registers. · Why? 21

Consistent Pipelining

22

· Makes sure a consistent input set arrives at each gate/operator

- Don't get mixing between input sets

21 22

Legal Register Moves


· Retiming Lag/Lead


23



add register every input

• Lag: remove register every input add register every output • Lead: remove register every output 23







Add Registers and Move

- · If we're willing to add pipeline delay
 - Add any number of pipeline registers at input
 - Move registers into circuit to reduce cycle
 - Reduce max delay between registers

26





Add Register and Retime

- · Add chain of registers on every input
- · Retime registers into circuit
 - Minimizing delay between registers

Add Registers and Retime Lets us think about behavior - What the pipelining is doing to cycles of delay · Separate from details of how redistribute registers · Behavioral equivalence between the registers-at-front and properly retimed version of circuit 30

29 30

Justify Pipelining

(or composing pipelined operators) Part 2

31

31

Examples

- Run at 500MHz
- · Floating-point unit that takes 9ns
 - Can pipeline into 5, 2ns stages
- · Multiplier that takes 6ns
- · Memory can access in 2ns
 - Only if registers on address/inputs and output
 - i.e. exist in own clock stage

33

33

Interconnect Example

35

Handling Pipelined Operators

- Given a pipelined operator
 - (or a pipelined interconnect)
- Discipline of picking a frequency target and designing everything for that
 - May be necessary to pipeline operator since its delay is too high
- Due to hierarchy
 - Pipelined this operator and now want to use it as a building block

32

Interconnect Delay

- Chips >> Clock Cycles
- May have chip 100s of Operators wide
- May only be able to reach across 10 operators in a 2ns cycle
- · Must pipeline long interconnect links


34

Methodology: **Pipelined Operator Graph**

- · Start with logical, unpipelined graph
- Treat each pipelined operator as a set of unit-delay operators of mandatory depth
- · Treat each interconnect pipeline stage as a unit-delay buffer
- Add registers at input
- Retime into graph

34


36



Pipeline Loop

(and use for justify pipeline example)

37 38




Example Operators

- Operator and Interconnect delays
 - Multiplier 3 cycles
 - Reading from Input array
 - Memory op is cycle after computing address
 - Takes one cycle delay bring data back to multiplier (or adder)


40


Penn ESE5320 Fall 2023 -- DeHon


40





41 42
























Pipeline Graph • Result after next retime (top register)?










Pipelining Lesson

- · Can always pipeline an acyclic graph (no graph cycles) to fixed frequency target
 - fixed pipelining of primitive operators
 - Pipeline interconnect delays
- Need to keep track of registers to balance paths
 - So see consistent delays to operators


56


58



Preclass 3 · Can we retime to reduce clock cycle time? A0 58

57






59

(Graph) Cycle Observation

- · Retiming does not allow us to change the number of registers inside a graph cycle.
- · Limit to clock cycle time
 - Max delay in graph cycle / Registers in graph cycle
- Pipelining doesn't help inside graph cycle
 - Cannot push registers into graph cycle

62

61



Initiation Interval (II)

Simple Graph Cycle

· What happens to graph cycle if try to

• Delay of graph cycle?

apply lead/lag?

· Registers in graph cycle?

- · Cyclic dependencies in a dataflow graph can limit throughput
- · Due to data-dependent cycles in graph,
 - May not be able to initiate a new computation on every clock cycle
- II clock cycles (delay) before can initiate
- Throughput = 1/II


64


Loop


- Consider
 - [multiply and mod each take 3 cycles]
- For (i=0;i<N;i++) C[i]=(C[i-1]*A[i])%N;


65


65























Lesson

- · Cyclic dependencies limit throughput on single task or data stream
 - Cycle-length / registers-in-cycle

75

75

Admin

- · Remember Feedback form - Including HW3
- Reading for Day 8 on web
- HW4 due Friday

77

Big Ideas


- · Pipeline computations to reuse hardware and maximize computational capacity
- · Can compose pipelined operators and accommodate fixed-frequency target
 - Be careful with data retiming
- Graph cycles limit pipelining on single stream - II (Initiation Interval)
- C-slow to share hardware among multiple, data-parallel streams (part 4) 76

76

C-Slow

(See uploaded recording) Part 4


78



C-Slow

- · Observation: if we have data-level parallelism, can use to solve independent problems on same hardware
- Transformation: make C copies of each register
- Guarantee: C computations operate independently
 - Do not interact with each other

80



2-Slow Simple Cycle

- · Replace register with pair
- Retime
- · Observe independence of red/blue computations

82


81

82

80

Equivalence

• The 2-slow operator is equivalent to two data parallel operators running at half the speed



Automation

- · No mainstream tool today will perform C-slow transformation for you automatically
- · Synthesis tools will retime registers

84

83

Lesson

- Cyclic dependencies limit throughput on single task or data stream
 - II=Cycle-length / registers-in-cycle
- Can use on C (C<=II) independent (data parallel) tasks

enn ESE5320 Fall 2023 -- DeHon

85

Big Ideas

- Pipeline computations to reuse hardware and maximize computational capacity
- Can compose pipelined operators and accommodate fixed-frequency target
 Be careful with data retiming
- Graph cycles limit pipelining on single stream -- II
- C-slow (C<=II) to share hardware among multiple, data-parallel streams (part 4)

n ESE5320 Fall 2023 -- DeHon

86

86