

# ESE5320: System-on-a-Chip Architecture

Day 10: October 2, 2024  
Coding HLS for Accelerators



Penn ESE5320 Fall 2024 -- DeHon

1

## Today

- Arrays and Memory Sequentialization – Part 1
- Controlling Parallelism in Vitis HLS C – Part 2
- Controlling Memories in Vitis HLS C – Part 3
- Time permitting – Part 4
  - malloc, pointers
- Supplement – Part 5
  - more dependencies

Penn ESE5320 Fall 2024 -- DeHon

3

## Previously

- We can describe computational operations in C
  - Primitive operations (add, sub, multiply, and, or)
  - Dataflow graphs primitives
  - To bit level
  - Conditionals and loops
  - Function abstraction
  - Loops, Arrays

Penn ESE5320 Fall 2024 -- DeHon

2

## Message

- Can specify HW computation in C
- Vitis HLS gives control over how design mapped (area-time, streaming...)
- Code may need some care and stylization to feed data efficiently
- Read UG 1393 – Profiling, Optimizing, and Debugging > Optimizing C++ Kernels

Penn ESE5320 Fall 2024 -- DeHon

4

## Three Perspectives

Day 9

1. How express spatial/hardware computations in C
  - May want to avoid some constructs in C
2. How express computations
  - Hopefully, equally accessible to spatial and sequential implementations
3. Given C code: how could we implement in spatial hardware
  - Some corner cases and technicalities make tricky

Penn ESE5320 Fall 2024 -- DeHon

5

## Arrays and Memories

Penn ESE5320 Fall 2024 -- DeHon

6

5

1

## Loop Interpretations

- What does a loop describe?
  - Sequential behavior [when execute]
  - Spatial construction [when create HW]
  - Data Parallelism [sameness of compute]
- We will want to use for all 3
- C allows expressive loops
  - Some expressiveness
  - Not compatible with spatial hardware construction

Penn ESE5320 Fall 2024 -- DeHon


7

7

## Arrays as Memory Banks

- If single memory has only one port
  - Can perform only one memory operation per cycle
  - What if a, b, c all in bigmem?

```
for (i=0;i<1024;i++)
    c[i]=a[i]*b[i];
```



8

Penn ESE5320 Fall 2024 -- DeHon

8

## Arrays as Memory Banks

- Hardware expression: Sometimes we will want to describe computations with separate memory banks

```
int a[1024], b[1024],
    c[1024];
for(i=0;i<1024;i++)
    a[i]=bigmem[offset+i];
for (i=0;i<1024;i++)
    c[i]=a[i]*b[i];
```

Penn ESE5320 Fall 2024 -- DeHon


9

9

## Physical Memory Port as Limited Shared Resource

- Typically single memory port
  - Must sequentialize on use of memory port
  - Reason for memory banking
    - Put in separate memories, so operations can occur simultaneously

Ultra96 DRAM 1 port  
Virtex BRAM 2 ports




10

Penn ESE5320 Fall 2024 -- DeHon

10

## Arrays as things to put in Memory Banks

- Computational expression:
  - sometimes it is useful to express computation
  - then decide how to pack array state into memory banks for different
    - Hardware availability
    - Area-Time tradeoffs




11

Penn ESE5320 Fall 2024 -- DeHon

11

## Arrays as Local Memory

- Hardware/Computational expression: natural way of describing local state
- ```
hist(int a[SIZE], out[EVENTS]) {
    int local[EVENTS];
    for(i=0;i<EVENTS;i++)
        local[i]=0;
    for(i=0;i<SIZE;i++)
        local[a[i]]++;
    for(i=0;i<EVENTS;i++)
        out[i]=local[i];
```



12

Penn ESE5320 Fall 2024 -- DeHon

12

## Arrays as Inputs and Outputs

- Computational Expression: arrays are often a natural way of expressing set of inputs and outputs

```
int c=12;
while(true)
{
    int aval=astream.read();
    int bval=bstream.read();
    int res=aval*bval+c;
    resstream.write(res);
}
```

```
void op(int a[BLOCK], int b[BLOCK], int out[BLOCK]) {
    for (i=0;i<BLOCK;i++)
    {
        out[i]=a[i]*b[i]+c;
    }
}
```

Penn ESE5320 Fall 2024 -- DeHon

13

13

## Array Interpretations

- What does an array describe?
  - Compact expression [write less code]
  - Memory banks [where place data]
    - Things put in separate memory banks
  - Local memory [not need to be shared]
  - I/O [source and sink of data]
- We will want to use for all 4
- C allows expressive use of arrays/memories
  - Some expressiveness will inhibit efficient hardware


Penn ESE5320 Fall 2024 -- DeHon

14

14

## C Memory Model

- One big linear address space of locations
- Most recent definition to location is value
- Sequential flow of statements




Penn ESE5320 Fall 2024 -- DeHon

15

15

## Challenge: C Memory Model

- One big linear address space of locations
- Assumes all arrays live in same memory
- Assumes arrays may overlap?



Penn ESE5320 Fall 2024 -- DeHon

16

16

## C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
  - A read cannot be moved before write to memory which may redefine the location of the read
    - Conservative: any write to memory
    - Sophisticated analysis may allow us to prove independence of read and write
  - Writes which may redefine the same location cannot be reordered

Penn ESE5320 Fall 2024 -- DeHon

17

17

## C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
  - A read cannot be moved before write to memory which may redefine the location of the read
  - Writes which may redefine the same location cannot be reordered
- Challenge for single array
  - Does A[B[i]] refer to same location as A[C[i]]?
  - So expression issue broader than C

Penn ESE5320 Fall 2024 -- DeHon

18

18

## C Memory/Pointer

### Sequentialization

- Must preserve ordering of memory operations
- Challenge for single array:
  - Does A[B[i]] refer to same location as A[C[i]]?
- Challenge multiple arrays:
  - Out-of-bounds reference for one array reference another?
  - void fun(int a[100], int b[100], int c[100])
    - { for (int i=0;i<100;i++) c[i]=a[b[i]]; }
  - What if called: fun(a,perm,a);

Penn ESE5320 Fall 2024 -- DeHon

19

## Consequence

- **Expressions and operations** through variables (whose address is never taken) can be executed at any time
  - Just preserve the dataflow
- **Memory assignments** must execute in strict order
  - Ideally: partial order
  - Conservatively: strict sequential order of C

Penn ESE5320 Fall 2024 -- DeHon

20

## More at end of lecture

- More on Sequentialization and Dependencies
  - Slides there to review
  - Won't cover

Penn ESE5320 Fall 2024 -- DeHon

21

## Vitis HLS Mapping Control: Compute Parallelism Loops, Dataflow

Part 2

Penn ESE5320 Fall 2024 -- DeHon

22

## Terminology Warning

- Course talk about "Pipelining" generally
  - Same concept apply at gate level and at operator/thread level
- In this section, need to talk about both
  - ...and how they compose
  - So, need to be clear about when "thread pipelining" and when "gate"/"instruction" pipelining
- Vitis
  - Calls one pipelining (gate/instruction)
  - And other Dataflow (operation thread)
- To further complicate things
  - The operation/thread is going to come out of functions and loops (not things explicitly written as threads)

Penn ESE5320 Fall 2024 -- DeHon

23

## Dataflow Graph

- **What dataflow graph does this describe?**
  - Assume FA, FB, FC are f(in,out);

```
while(true) {
    i=read_input();
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out);
}
```

Penn ESE5320 Fall 2024 -- DeHon

24

## Define: Pragma

- Pragma – directive to compiler
  - Usually compiler specific
    - So ignored by compilers that don't support (where not relevant)
    - Gives compiler hints/direction on how to compile
    - Should not change meaning of computation
      - Should compute the same thing
      - ...but may compute differently
  - Use Pragmas to direct Vitis HLS on how to compile our code for FPGA

Penn ESE5320 Fall 2024 -- DeHon

25

25

## Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
  - Don't have to wait for entire array to be produced to move data and start downstream computation
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
  - i.e. can connect with FIFO; not need reorder

Penn ESE5320 Fall 2024 -- DeHon

26

26

## Dataflow with Arrays

```
int i[100];
int t1[100],t2[100];
int out[100];
while(true) {
    read_input(i,100);
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out,100);
}
```

Penn ESE5320 Fall 2024 -- DeHon

27

27

## Streamable

- When process input and output in order

```
void fA (int in[100], int out[100])
{
    out[0]=in[0];
    for (int i=1;i<100;i++)
        out[i]=(in[i]+in[i-1])/2;
}
```

Penn ESE5320 Fall 2024 -- DeHon

28

28

## Cannot Stream Input

- Why?

```
void fB (int in[100], int out[100])
{
    for (int=0; i<100;i++)
        out[i]=in[100-i];
}
```

Penn ESE5320 Fall 2024 -- DeHon

29

29

## Streamable?

- Can stream input?
  - Can stream output?
- ```
void fC (int in[100], int out[100])
{
    for (int=0; i<100;i++)
        out[i]=0;
    for (int=0; i<100;i++)
        out[in[i]%100]++;
}
```

Penn ESE5320 Fall 2024 -- DeHon

30

30

## Vitis HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
  - i.e. can connect with FIFO; not need reorder
- Useful to use stream data type between functions – communicates sequence
  - `hls::stream<TYPE>`

Penn ESE5320 Fall 2024 -- DeHon

31

31

```
void stream_filter (
    hls::stream<uint16_t> &strm_out,
    hls::stream<uint16_t> &strm_in
)
{
    while(true) {
        you=0;
        Input5=Input6;
        Input4=Input5;
        Input3=Input4;
        Input2=Input3;
        Input1=Input2;
        Input0=Input1;
        strm_in.read(Input0);
        Sum = Coefficients_0 * Input0 +
            Coefficients_1 * Input1 +
            Coefficients_2 * Input2 +
            Coefficients_3 * Input3 +
            Coefficients_4 * Input4 +
            Coefficients_5 * Input5 +
            Coefficients_6 * Input6;
        strm_out.write(Sum>>8);
    }
}
```

Penn ESE5320 Fall 2024 -- DeHon

33

33

## Dataflow Streaming

- Works between loops, as well

Penn ESE5320 Fall 2024 -- DeHon

35

35

## Streaming Operations

- Functions can have stream inputs and outputs
  - Must pass as pointers
 

```
hls::stream<Type> &strm
```
- Vitis HLS expressiveness to define hardware streaming operation pipelines




Penn ESE5320 Fall 2024 -- DeHon

32

32

## stream\_filter Pipeline



Penn ESE5320 Fall 2024 -- DeHon

34

34

## Between Loops

```
int data_in[N],data_out[N*256];
hls::stream<int> ystream;
short val,res,copies;
int current;

#pragma HLS dataflow

for (i=0;i<N;i++) {
    pair=data_in[i];
    copies=(pair>>16)&0x0ff;
    val=pair&0x0ffff;
    for (j=0;j<copies;j++)
        ystream.write(val);
}

for (int i=0;i<N*256;i++) {
    ystream.read(res);
    current=current+res;
    data_out[i]=current;
}
```

Penn ESE5320 Fall 2024 -- DeHon

36

36

## Vitis HLS Pragma PIPELINE

- Direct a function or loop to be pipelined
- Ideally start one loop or function body per cycle
  - Can control II

Penn ESE5320 Fall 2024 -- DeHon

37

```
for (i=0;i<N;i++)
    yout=0;
    for (j=0;j<K;j++)
        #pragma HLS PIPELINE
        yout+=in[i+j]*w[j];
    y[i]=yout;
```

Which solution from preclass 3?

Penn ESE5320 Fall 2024 -- DeHon

38


## Dataflow and pipelining

- Dataflow allows coarse-grained pipelining among loops and functions
- Pipeline causes loop bodies to be pipelined

Penn ESE5320 Fall 2024 -- DeHon


39

## Dataflow and Pipelining



40


## Dataflow and Pipelining



Penn ESE5320 Fall 2024 -- DeHon


41

## Dataflow and Pipelining




42

## Dataflow and Pipelining



- Cycles for bottom loop pipelined?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```


```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

Penn ESE5320 Fall 2024 -- DeHon

43

## Dataflow and Pipelining

- Composite time, no dataflow, no pipelining?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


Penn ESE5320 Fall 2024 -- DeHon

44

44

## Dataflow and Pipelining

- Composite time dataflow only?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


Penn ESE5320 Fall 2024 -- DeHon

45

45

## Dataflow and Pipelining

- Dataflow only?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


Penn ESE5320 Fall 2024 -- DeHon

46

46

## Dataflow and Pipelining

- Composite time pipelining only?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


Penn ESE5320 Fall 2024 -- DeHon

47

47

## Dataflow and Pipelining

- Composite time dataflow and pipelining?





```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

Penn ESE5320 Fall 2024 -- DeHon

48

48



### Unroll

- Vivado HLS has pragmas for unrolling
- UG902: Vivado Design Suite HLS User's Guide  
– P139—142 (2020.1, 2018.3)
- #pragma HLS UNROLL factor=...

[https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2018\\_3/ug902-vivado-high-level-synthesis.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf)  
<https://docs.xilinx.com/v/u/en-US/ug902-vivado-high-level-synthesis>

- Use to control area-time points

Penn ESE5320 Fall 2024 -- DeHon 51

### Vitis HLS Pragma UNROLL

- Unroll loop into spatial hardware
  - Can control level of unrolling
- Any loops inside a pipelined loop gets unrolled by the PIPELINE directive

Penn ESE5320 Fall 2024 -- DeHon 52

```
for (i=0;i<N;i++)
    yout=0;
    for (j=0;j<K;j++)
        #pragma HLS UNROLL
        yout+=in[i+j]*w[j];
    y[i]=yout;
```

Penn ESE5320 Fall 2024 -- DeHon 53

### With Pipelining


```
//Pipeline implies unroll of loop
for (i=0;i<N;i++)
    yout=0;
    #pragma HLS PIPELINE
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    y[i]=yout;
```

Which solution from preclass 3?

Penn ESE5320 Fall 2024 -- DeHon 54

## Dataflow, Unrolling, & Pipelining

- Cycles unroll K-loop, dataflow, pipeline?



Penn ESE5320 Fall 2024 -- DeHon

```
for (i=0;i<N;i++) {  
    yout=0;  
    for (j=0;j<K;j++)  
        yout+=in[i+j]*w[j];  
    ystream.write(yout);  
}  
  
for (i=0;i<N;i++) {  
    ystream.read(d);  
    y1=max(d,y1);  
    tmp=min(d,y1);  
    y2=max(tmp,y2);  
    tmp=min(tmp,y2);  
    y3=max(tmp,y3);  
}
```

55

## Vivado HLS Pragma INLINE

- Collapse function body into caller
  - Eliminates interface code
  - Allows optimization of inline code
- Recursive option to inline a hierarchy
  - Maybe useful when explore granularity of accelerator

Penn ESE5320 Fall 2024 -- DeHon

56

55

56

## Midterm (10/9 – next Wed.)

- Analysis
  - Bottleneck
  - Amdahl's Law Speedup
  - Computational requirements
  - Resource Bounds
  - Critical Path
  - Latency/throughput/ll
- Will be calculating/estimating runtimes
- From Code
- Forms of Parallelism
- Dataflow, SIMD, hardware pipeline, threads
- Hardware (spatial) mapping
- Pipelining/Retiming
- Map/schedule task graph to (multiple) target substrates
- Memory assignment and movement
- Area-time points

Penn ESE5320 Fall 2024 -- DeHon

57

## Midterm

- In-class exam
- Closed book, notes, etc.
- Calculators allowed (encouraged)
- Read midterm details posted on web
- Last few midterms, finals online
  - Both without answers (for practice)
  - ...and with answers (check yourself)
  - Check syllabus for previous terms
  - (but note 2020 year online, open-book)
- Midterm was later last years (fall Break earlier)

58

58

## Vitis HLS Mapping Control: Memories

### Part 3

Penn ESE5320 Fall 2024 -- DeHon

59

59

## Zynq BRAM

- 36Kb of memory
  - Configurable width up to 72b
    - 512x72 or ... 32Kx1
  - Dual port
- Can be operated as 2x18Kb memory banks
  - Configurable width up to 36b
    - 512x36 or ... 16Kx1
  - Each memory dual port
- Xilinx UG573, UltraScale Architecture Memory Resources User Guide

Penn ESE5320 Fall 2024 -- DeHon

60

60

## Vitis HLS Pragma ARRAY\_PARTITION

- Spread out array over multiple BRAMs
  - By default placed in single BRAM
    - At most 2 ports
    - (will partition complete in some UNROLL cases)
  - Use to remove memory bottleneck that prevents pipelining (limits II)

Penn ESE5320 Fall 2024 -- DeHon

61

61

## Memory Bottleneck Example

```
#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
        #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

What problem if put mem in single BRAM?


Penn ESE5320 Fall 2024 -- DeHon

Xilinx UG1197 (2017.1) p. 50

62

62

## Array Partition



Penn ESE5320 Fall 2024 -- DeHon

Xilinx UG902 p. 195 (145 in 2017.1 version)

Xilinx UG1197 (2017.1) p. 50

62

## Array Partition Example

```
#pragma ARRAY_PARTITION variable=mem cyclic factor=4

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
        #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Penn

Xilinx UG902 p. 91

64

64

## Vitis HLS Pragma ARRAY\_RESHAPE

- Pack data into BRAM to improve access (reduce BRAMs)
  - May provide similar benefit to partitioning without using more BRAMs

Penn ESE5320 Fall 2024 -- DeHon

65

65

```
void foo (...) {
    int array1[N];
    int array2[N];
    int array3[N];
    #pragma HLS ARRAY_RESHAPE variable=array1 block factor=2 dim=1
    #pragma HLS ARRAY_RESHAPE variable=array2 cycle factor=2 dim=1
    #pragma HLS ARRAY_RESHAPE variable=array3 complete dim=1
    ...
}
```

The diagram illustrates the transformation of three arrays (array1, array2, array3) into a single array (array4) using the specified pragmas:

- array1[N]:** A horizontal array of indices 0, 1, 2, ..., N-3, N-2, N-1.
- block:** Transforms array1 into a 2xN/2 matrix. The top row (MSB) contains indices N/2, ..., 1, (N/2)-1 and the bottom row (LSB) contains indices 0, 2, ..., N/2.
- array2[N]:** A horizontal array of indices 0, 1, 2, ..., N-3, N-2, N-1.
- cyclic:** Transforms array2 into a 2xN/2 matrix. The top row (MSB) contains indices 1, ..., N-1 and the bottom row (LSB) contains indices 0, 2, ..., N/2.
- array3[N]:** A horizontal array of indices 0, 1, 2, ..., N-3, N-2, N-1.
- complete:** Transforms array3 into a 4xN/4 matrix. The top row (MSB) contains indices N/2, ..., 1, (N/2)-1 and the bottom row (LSB) contains indices 0, 2, ..., N/2.

Penn

Xilinx UG902 (2017.1) p. 173

66

66

```

#include "bottleneck.h"           BRAM can be configured
                                 for 72b wide output

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;               How fix if dint_t is 16b?
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}

```

Penn ESE5320 Fall 2024 -- DeHon Xilinx UG902 p. 91 67

67

```

#pragma ARRAY_RESHAPE variable=mem cyclic factor=4 dim=1
(if din_t 16b)

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}

```

Penn Xilinx UG902 p. 91 68

68

## Loop Interpretations

- What does a loop describe?
  - Sequential behavior [when execute]
  - Spatial construction [when create HW]
  - Data Parallelism [sameness of compute]
- We will want to use for all 3
- C allows expressive loops
  - Some expressiveness
  - Not compatible with spatial hardware construction

Penn ESE5320 Fall 2024 -- DeHon 69

69

## HLS Pragma Summary

- pragmas allow us to control hardware mapping
  - How interpret loops (spatial hw vs. temporal)
  - How arrays get mapped to memories
  - How treat function calls
  - Turn area-time knobs
- Could have rewritten code by hand
  - Unroll, separate arrays...
  - Pragmas automate; we just need to provide instruction

Penn ESE5320 Fall 2024 -- DeHon 70

70

## Memory Allocation Part 4

Simple answer: “Don’t do it!”

[Skip to Wrapup](#)

Penn ESE5320 Fall 2024 -- DeHon 71

71

## Demand for malloc()

- Data-dependent object (array) size
- Data-dependent number of objects

Penn ESE5320 Fall 2024 -- DeHon 72

72

## Hardware Memory

- Typically small, fixed, local memory blocks
  - E.g. 36Kb BRAMs
- Reuse memory blocks
  - Not allocate new blocks
  - Cannot make data-dependent memory sized blocks
  - Cannot hold arbitrary-sized data

Penn ESE5320 Fall 2024 -- DeHon

73

73

## No malloc()

- Generally don't want to use malloc with
  - Hardware Accelerated functions
  - Real-time computations
- Vivado HLS won't let you use malloc()
  - For C running on FPGA array
- **Instead:** statically declare arrays of maximum size data may be

Penn ESE5320 Fall 2024 -- DeHon

74

74

## Pointer Passing

Be careful...

Penn ESE5320 Fall 2024 -- DeHon

75

75

## Pointer Passing

- What does it mean to pass a pointer into a function?

Penn ESE5320 Fall 2024 -- DeHon

76

76

## Pointer Passing Interpretations

- Multiple uses we may want to express
  1. Specify which data to work on
    - Ok to copy that data to private accelerator memory and work with it
    - But, how much data to copy? (length)
  2. Want to mutate data and have other (parallel) tasks see it
    - OR want to see data mutated by other (parallel tasks)
    - Not OK to copy to private accelerator memory
    - Force use from large, shared memory
    - Forces sequentialization


Penn ESE5320 Fall 2024 -- DeHon

77

77

## Pointer Passing

- What if accelerator doesn't have access to the memory holding the data pointed to by the pointer?



Penn ESE5320 Fall 2024 -- DeHon

78


78

### Pointer Passing

Maybe only reading data that will not change.

What happens if we give accelerators access to common memory holding data for pointer, but

- There's only one port into memory
- Memory is 10 cycles away
- And there are 100 accelerators that may need access
- Memory can only handle one memory op per cycle



79

Penn ESE5320 Fall 2024 -- DeHon

79

### Avoid Pointer Passing

- Tend to copy data into / move data among hardware accelerator memories rather than passing pointers.

Penn ESE5320 Fall 2024 -- DeHon

80

80

## Memory Sequentialization and Data Dependencies Part 5

(unlikely to cover in class;  
Review on own)

[Skip to wrapup](#)

Penn ESE5320 Fall 2024 -- DeHon

81

81

### Memory Operation Challenge

- Memory is just a set of location
- But **memory expressions** in C can refer to variable locations
  - Does A[i], B[j] refer to same location?
  - A[f(i)], B[g(j)] ?
- **Can inhibit banking, parallelism**
  - Or add expensive interconnect

Penn ESE5320 Fall 2024 -- DeHon


83

83

### Example

- Assume a, b live in same memory
- Placed in sequence as shown
- What happens when

```
int a[16];
int b[16];
– Read from a[17]
– Read from b[-2]
```
- **Can inhibit separation into memory banks, parallelism**



82

82

### C Memory Consequence

- **Expressions and operations** through variables (whose address is never taken) can be executed at any time
  - Just preserve the dataflow
- **Memory assignments** must execute in strict order
  - Ideally: partial order
  - Conservatively: strict sequential order of C

Penn ESE5320 Fall 2024 -- DeHon

84

84


## Forcing Sequencing

- Demands we introduce some discipline for deciding when operations occur
  - Could be a FSM
  - Could be an explicit dataflow token
  - Callahan (reading) uses control register
- Other uses for timing control
  - Control
  - Variable delay blocks
  - Looping

Penn ESE5320 Fall 2024 -- DeHon

85

## Scheduled Memory Operations



Source: Callahan

Penn ESE5320 Fall 2024 -- DeHon

d6

86

## Hardware/Parallelism Challenge

- Can we give enough information to the compiler to
  - allow it to reorder?
  - allow to put in separate embedded memories (separate banks)?
- Is the compiler smart enough to exploit?

Penn ESE5320 Fall 2024 -- DeHon

87

## Mux Conversion and Memory

- What might go wrong if we mux-converted the following:

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```

Penn ESE5320 Fall 2024 -- DeHon

88

## Mux Conversion and Memory

- What might go wrong if we mux-converted the following:  

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```
- Don't want memory operations in non-taken branch to occur.

Penn ESE5320 Fall 2024 -- DeHon

89

## Mux Conversion and Memory


- ```
if (cond)
    a[i]=0;
else
    b[i]=0;
```
- Don't want memory operations in non-taken branch to occur.
- Conclude: cannot mux-convert blocks with memory operations (without additional care)

Penn ESE5320 Fall 2024 -- DeHon

90

## Conditions and Memory

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```



Penn ESE5320 Fall 2024 -- DeHon

91

91

## Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```

If a value needed by one instance of the loop is written by another instance, can create cyclic dependence.

→ limit parallelism (pipeline II)


Penn ESE5320 Fall 2024 -- DeHon

92


92

## Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```



```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-2];
```



Dependence distance same as  
# registers in cycle.

Penn ESE5320 Fall 2024 -- DeHon

93

93

## Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];
```

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[b[i]];
```

If dependence data-dependent, forced to  
sequentialize.

Penn ESE5320 Fall 2024 -- DeHon

94

94

## Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];
```

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[2*i+3];
```

If dependence linear, aggressive compilers  
may be able to resolve.

Penn ESE5320 Fall 2024 -- DeHon

95

95

## Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=
        a[i]*Y[ceil(sqrt(i)*sin(2i))];
```

If dependence too complicated, compiler not  
solve and will force sequential execution.

Penn ESE5320 Fall 2024 -- DeHon

96

96

## Big Ideas

- Can specify HW computation in C
- Create streaming operations
  - Run on processor or FPGA
- Vivado HLS gives control over how map to hardware
  - Area-time point

Penn ESE5320 Fall 2024 -- DeHon

97

97

## Admin

- Feedback
- Reading for Monday
  - on web and Zynq book
- Fall Break Thursday/Friday
- Midterm on Wednesday (10/9)
- HW5 due next Friday (10/11)
  - Start early; require slow builds (and there's a midterm before it's due)
    - ...thanks for early users flag and debug Vitis problems

Penn ESE5320 Fall 2024 -- DeHon

98

98