

# ESE532: System-on-a-Chip Architecture

Day 13: October 14, 2024

Vitis OpenCL  
Data Transfer Model



Penn ESE532 Fall 2024 -- DeHon

1

## Previously

- Value of small, local memories
- Tune local memories in C
- DMA as data-movement threads

2

## Today

- Vitis/OpenCL Interface
- Execution Model (Part 1)
  - Host-Side Programming (Part 2)
  - FPGA-Side Programming (Part 3)

Penn ESE532 Fall 2024 -- DeHon

3

## Message

- Vitis uses an explicit DMA transfer interface
- Can build our streaming model on top of primitives offered
- Will need to tune parameters and use carefully to get maximize performance
  - Good and bad → largely exposed

4

## Execution Model(s)


Part 1

Penn ESE532 Fall 2024 -- DeHon

5

## Model

- Host and Accelerator
- Host control
  - Set accelerator arguments
  - DMA bulk data to and from accelerator
  - Tell it to start
  - DMA, Accelerator runs as independent thread
  - Synchronize on data return




6

## Remember: Preclass 4a

P1: `for(i=0;i<MAX;i++) Astream.write(a[i]);`

Where do we set DMA arguments?




```
int *p;
P1: for(p=&(a[0]);p<&(a[MAX]);p++) Astream.write(*p);
```

7

## Remember: Preclass 4a

P1: `for(i=0;i<MAX;i++) Astream.write(a[i]);`


Set arguments to accelerator



```
int *p;
P1: for(p=&(a[0]);p<&(a[MAX]);p++) Astream.write(*p);
```

8


## Programmable SoC



9

## Separate Accelerator Thread


- Host and Accelerator
- Host control
  - Set accelerator arguments
  - Tell it to start
    - accelerator
      - DMA bulk data to accelerator
      - DMA result back
    - Host: execute something else
  - Host program synchronize before use accelerator result



11


## Function Call

- Host and Accelerator
- Host control
  - Set accelerator arguments
  - DMA bulk data to accelerator
  - Tell it to start
  - DMA result back
  - Host program wait on accelerator completion



10

## PS<->PL Interface



Penn ESE532 Fall 2024 -- DeHon


Xilinx UG1393, Fig. 2 (Ch. 3) 12

11

12

## Minimal

- Simple case one host process, one accelerator




13

Penn ESE532 Fall 2024 -- DeHon

13

## Accelerator Stream

- Dataflow stream accelerators on host side




14

14

## Streaming

- Map general streaming
- Use multiple threads – Even processors




15

Penn ESE532 Fall 2024 -- DeHon

15

## Streaming

- Map general streaming
- Use multiple threads – Even processors
- ... and multiple accelerators
- Given space, any streaming case – DMA buffers cross PS->PL




16

16

## Data Movement (Options)

- Access from global memory
- Configure DMA/accelerator with main-memory pointer
- DMA copy into BRAM memories
  - Built on top of other with DMA copy loop



17

Penn ESE532 Fall 2024 -- DeHon

17

## Data Movement (Options)

- How copy loop improve performance?
  - Assume dataflow streaming between copy loop and accelerator computation?



18

18

## Remember: Preclass 4a


```
P1: for(i=0;i<MAX;i++) Astream.write(a[i]);  
  
int *p;  
P1: for(p=&(a[0]);p<&(a[MAX]);p++) Astream.write(*p);  
  
Penn ESE532 Fall 2024 -- DeHon
```

19

19

## Copy Loop Benefits

- Run concurrently – improve throughput
  - Overlap compute and communication
- Hide latency of read



20

## Host-Side Programming

### Part 2

Penn ESE532 Fall 2024 -- DeHon

21

## Outline

- Platform
- Device
- Context
- Command Queue
- Load FPGA
- Buffers and Transfer
- Kernel Execution
- Synchronize on Result
- Overlap Data and Compute
- Running Multiple Kernels

22

## Platform

```
cl_platform_id platform_id; // platform id
err = clGetPlatformIDs(16, platforms, &platform_count);

// Find Xilinx Platform
for (unsigned int iplat=0; iplat<platform_count; iplat++) {
    err = clGetPlatformInfo(platforms[iplat],
        CL_PLATFORM_VENDOR,
        1000,
        (void *)cl.platform_vendor,
        NULL);
    if (strcmp(cl.platform_vendor, "Xilinx") == 0) {
        // Xilinx Platform found
        platform_id = platforms[iplat];
    }
}
```

- For general case where have multiple OpenCL platforms
- Silly for Ultra96 SoC
  - and, looks like we can partially hide

Penn ESE532 Fall 2024 -- DeHon

23

## Device

```
cl_device_id devices[16]; // compute device id
char cl.device.name[1001];

err = clGetDeviceIDs(platform_id, CL_DEVICE_TYPE_ACCELERATOR,
    16, devices, &num_devices);
printf("INFO: Found %d devices\n", num_devices);

//iterate all devices to select the target device.
for (uint i=0; i<num_devices; i++) {
    err = clGetDeviceInfo(devices[i], CL_DEVICE_NAME, 1024, cl.device.name,
    0);
    printf("CL_DEVICE_NAME %s\n", cl.device.name);
}
```

- For case of multiple FPGAs → which FPGA
- Also somewhat silly for Ultra96 with single FPGA (PL)
- Amazon F1.x16large has multiple FPGAs

24

24

## Device

- Our Utilities.cpp,h – hide Platform

```
std::vector<cl::Device> devices =  
get_xilinx_devices();  
devices.resize(1);  
cl::Device device = devices[0];  
  
• Get away with simplification  
– Know want only Xilinx platform  
– Know only one device (Ultra96)
```

25

Penn ESE532 Fall 2024 -- DeHon

25

## Context

```
context = clCreateContext(0, 1, &device_id, NULL, NULL, &err);
```

- Context for device

- Not sure what flexibility/differentiation this is giving
  - maybe for DFX overlay shells
- Supports some error callback

26

Penn ESE532 Fall 2024 -- DeHon

26

## Command Queue

```
// Out-of-order Command queue  
commands = clCreateCommandQueue(context, device_id,  
CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE, &err);  
  
// In-order Command Queue  
commands = clCreateCommandQueue(context, device_id, 0, &err);  
  
• Creates a queue that holds commands  
• Commands govern host and kernel interactions  
• Commands in the queue run in separate thread than main host code.  
– Commands don't necessarily execute immediately after they are placed into the queue
```

27

Penn ESE532 Fall 2024 -- DeHon

27

## Command Queue (cont.)

- Two types of queues: in-order and out-of-order.

- In order queues execute commands in the order that they are placed into the queue. Next command waits until previous command finishes.
- Out-of-order queues execute commands in the queue in an order that is constrained by synchronization flags. Commands don't need to wait until previous commands finish.

28

Penn ESE532 Fall 2024 -- DeHon

28

## Load Bitstream on FPGA

```
int size=load_file_to_memory(xclbin, (char **) &kernelbinary;  
size_t size_var = size;  
  
cl_program program = clCreateProgramWithBinary(context, 1, &device_id,  
&size_var,(const unsigned char **) &kernelbinary,  
&status, &err);
```

- Where we actually reconfigure FPGA
  - Not really for our current platform
    - But confirms bitstream using
    - ...and needs read some information from xclbin
  - For Partial Reconfiguration (DFX) platform
    - Option to choose which to load
    - Option to reconfigure during operation under host control

29

Penn ESE532 Fall 2024 -- DeHon

29

## Kernels

```
kernel1 = clCreateKernel(program, "<kernel_name_1>", &err);  
kernel2 = clCreateKernel(program, "<kernel_name_2>", &err);
```

- Setup the actual accelerators to call
  - Extract handle to reference them from the loaded bitstream (program)
  - Just naming them at this point

30

Penn ESE532 Fall 2024 -- DeHon

30


## Preclass 1

- Kernel with
  - 10ms input transfer
  - 30ms compute
  - 5ms outputs
- Latency?
- Throughput if must serialize?
- Throughput if overlap data transfers and computation?

31

Penn ESE532 Fall 2024 -- DeHon

## Preclass 1




32

31

32

## Host and Device Memory View



- Host pointers not necessarily meaningful to device
  - Need to map
  - Different memories? (depend on platform)
    - Embedded incl. Ultra96 (same), data-center (may be different)
  - Virtual vs. Physical addresses?
  - Same memory, different address map?

33

Penn ESE532 Fall 2024 -- DeHon

## Buffers and Transfer

```
// Two cl.mem buffer, for read and write by kernel
cl_mem dev_mem.read_ptr = clCreateBuffer(context,
CL_MEM_READ_ONLY,
sizeof(int) * number_of_words, NULL, NULL);
cl_mem dev_mem.write_ptr = clCreateBuffer(context,
CL_MEM_WRITE_ONLY,
sizeof(int) * number_of_words, NULL, NULL);

// Setting arguments
clSetKernelArg(kernel, 0, sizeof(clMem), &dev_mem.read_ptr);
clSetKernelArg(kernel, 1, sizeof(clMem), &dev_mem.write_ptr);

// Get Host side pointer of the cl.mem buffer object
auto host_write_ptr = clGetMemObjectInfo(queue.dev_mem.read_ptr,true,CL_MAP_WRITE,0,bytes,0,nullptr,r,nullptr,kerr);
auto host_read_ptr = clGetMemObjectInfo(queue.dev_mem.write_ptr,true,CL_MAP_READ,0,bytes,0,nullptr,r,nullptr,kerr);

// Fill up the host.write_ptr to send the data to the FPGA
for(int i=0; i< MAX; i++) {
    host.write_ptr[i] = ...;
}

// Migrate
clMemWrite[2] * [host.write_ptr.host.read_ptr];
clEnqueueTask(queue,Kernel.1.&migrate.event,&enqueue_event);

// Schedule the kernel
clEnqueueTask(queue,Kernel.1.&migrate.event,&enqueue_event);

// Migrate data back to host
clEnqueueMigrateMemObjects(queue, 1, &dev_mem.write_ptr,
CL_MIGRATE_MEM_OBJECT_HOST,1.&enqueue_event,
&data.read.event);
Per<clWaitForEvents(1,&data.read.event);
```

Create Buffers

Set kernel pointers

Host side pointers

Fill with host data

Launch data transfe  
(enqueue)

34

34

## Remember: Preclass 4a

```
P1: for(i=0;i<MAX;i++) Astream.write(a[i]);
clSetKernelArg
```

```
int *p;
P1: for(p=&(a[0]);p<=&(a[MAX]);p++) Astream.write(*p);
```

35

Penn ESE532 Fall 2024 -- DeHon

## Movement Options

- **clEnqueueReadBuffer (WriteBuffer)**
  - Not guarantee timing of transfer
- **clEnqueueMigrateObjects**
  - Supports overlap of compute and communicate
  - recommended

36

36

## Buffers and Transfer

```
// Two cl_mem buffer, for read and write by kernel
cl_mem dev_mem_read_ptr = clCreateBuffer(context,
    CL_MEM_READ_ONLY,
    sizeof(int) * number_of_words, NULL, NULL);

cl_mem dev_mem_write_ptr = clCreateBuffer(context,
    CL_MEM_WRITE_ONLY,
    sizeof(int) * number_of_words, NULL, NULL);

// Setting arguments
clSetKernelArg(kernel, 0, sizeof(cl_mem), &dev_mem_read_ptr);
clSetKernelArg(kernel, 1, sizeof(cl_mem), &dev_mem_write_ptr);

// Get Host side pointer of the cl_mem buffer object
// and map it to host memory
clEnqueueMapBuffer(queue, dev_mem_read_ptr, CL_MAP_WRITE, 0, bytes, 0, nullpt,
    r, nullptr, kerr);
clEnqueueMapBuffer(queue, dev_mem_write_ptr, CL_MAP_READ, 0, bytes, 0, nullpt,
    r, nullptr, kerr);

// Fill up the host_write_ptr to send the data to the FPGA
for(int i=0; i< MAX; i++) {
    host_write_ptr[i] = <....>
}

// Migrate
clEnqueueMigrateMemObjects(2, {host_write_ptr, host_read_ptr},
    queue, 0, 0, 0, &migrate_event);

// Schedule the kernel
clEnqueueTask(queue, kernel, &migrate_event, &enqueue_event);

// Migrate data back to host
clEnqueueMigrateMemObjects(1, bdev_mem_write_ptr,
    queue, CL_MIGRATE_MEM_OBJECT_HOST, 1, &migrate_event,
    &data.read_event);

// Wait for events
clWaitForEvents(1, data.read_event);
```

Done once  
For startup

Create  
Buffers

Set kernel  
pointers


Host side pointers

Fill with host data  
After first, overlap

Launch data transfer  
(enqueue)

37

## Remap Device Pointer



- Migration remap dev\_mem\_ptr
- (don't know if this is happening this way)

Penn ESE532 Fall 2024 -- DeHon

38

## Kernel Invocation

```
err = clEnqueueTask(commands, kernel, 0, NULL, NULL);
```

- After
  - Kernel arguments set
  - Buffer transfers have been enqueued
- Causes to actual run on data transferred
- Commands – command queue
- Kernel – naming of kernel to run

39

Penn ESE532 Fall 2024 -- DeHon

## Synchronization

- Synchronization needed between main host code thread and the command queue which operates asynchronously
- Also needed to constrain command execution order in out-of-order command queue

40

## Synchronization (cont. 1)

- Synchronization utilizes OpenCL event object:

```
// single event flag
cl::Event flag;

// vector of event flags
std::vector<cl::Event> wait_list;

// To add an event flag to the wait_list, do:
wait_list.push_back(flag);
```

41

Penn ESE532 Fall 2024 -- DeHon

## Synchronization (cont. 2)

- Commands can be issued without synchronization, like so:

```
q.enqueueMigrateMemObjects({in1_buf, in2_buf}, 0);
q.enqueueTask(krnl_mmult);
```

42

42

## Synchronization (cont. 3)

- Or with synchronization:

```

cl::event flag0;
cl::event flag1;
std::vector<cl::event> wait_list;

// Move memory to FPGA, and signal flag0 event when done.
q.enqueueMigrateMemObjects({in1_buf, in2_buf}, 0, NULL, &flag0);

// Add the flag to the wait list
wait_list.push_back(flag1);

// Run the kernel only after all the events in the wait list have triggered
// and trigger &flag1 when done
q.enqueueTask(krn1_mm, &wait_list, &flag1);

// Make the host code wait here until flag1 is triggered.
clWaitForEvents(1, (const cl_event *)&flag1);

```

43

43

## Preclass 2a


- Break kernel into three 10ms pieces and use dataflow between them
  - 10ms input transfer
  - 10ms compute x 3
  - 5ms output transfer
- Throughput?

Penn ESE532 Fall 2024 -- DeHon

44

44

## Preclass 1 and 2



45

45

## Dataflow: Host-to-kernel

- Create a dataflow stream between host process and accelerator
  - Like DATAFLOW pragma
  - Control on FPGA/kernel side (coming up)
- Overlap next computation (setup) on host with FPGA kernel
- UG1393 says embedded platforms not support?
  - ...but maybe not need since single global memory


Penn ESE532 Fall 2024 -- DeHon

46

46

## Preclass 2b

- How many additional inputs send before get associated output? (pipeline depth)



47

Penn ESE532 Fall 2024 -- DeHon

47

## Kernel Completion/ Synchronization

- Don't have to synchronize right after an operation
- Can have several in flight (in pipeline)
- Synchronize only after sending several (pipeline depth) inputs

Penn ESE532 Fall 2024 -- DeHon

48

48

## Overlapping Data and Compute

- Use control of when synchronize to overlap data and compute
- Start (queue up) next data transfer and invocation before dataflow pipeline finishes
- Need to reason about (or experiment with) how many to in flight
  - When to synchronize

Penn ESE532 Fall 2024 -- DeHon

49

## Running Multiple Kernel Instances

- Can have multiple instances of same kernel on FPGA
- Dispatch from Out-of-Order command queue
- Will distribute among identical kernels
- Out-of-Order queue
  - May also help with compute/communication overlap for single kernel?

Penn ESE532 Fall 2024 -- DeHon

50

## Parallelism

- Pipeline/Dataflow
  - With Host Dataflow
  - DMA transfers and compute
  - Within compute
- Thread Parallelism
  - Launch multiple accelerator
- Data Parallelism
  - Define multiple instances of one accelerator and enqueue work for

Penn ESE532 Fall 2024 -- DeHon

51

## Cleanup

```
clReleaseCommandQueue(Command_Queue);
clReleaseContext(Context);
clReleaseDevice(Target_Device_ID);
clReleaseKernel(Kernel);
clReleaseProgram(Program);
free(Platform_IDs);
free(Device_IDs);
```

- Need to release/free resources setup

Penn ESE532 Fall 2024 -- DeHon

52

## FPGA-Side Programming

### Part 3

Penn ESE532 Fall 2024 -- DeHon

53

## Interface Pragmas


- Assign AXI
  - Bundles
- Host-to-Kernel
- Burst read
- Interface width

Penn ESE532 Fall 2024 -- DeHon

54


53

## Programmable SoC



55

## Programmable SoC



56

## AXI Channels

```
void cnn( int *pixel, // Input pixel
int *weights, // Input Weight Matrix
int *out, // Output pixel
... // Other input or Output ports
#pragma HLS INTERFACE m_axi port=pixel offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=weights offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=out offset=slave bundle=gmem
```

- Can tell it to use AXI Channels
- By default (as shown above) all share same channel

Penn ESE532 Fall 2024 -- DeHon

57

## AXI Channels


```
void cnn( int *pixel, // Input pixel
int *weights, // Input Weight Matrix
int *out, // Output pixel
... // Other input or Output ports
#pragma HLS INTERFACE m_axi port=pixel offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=weights offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=out offset=slave bundle=gmem
```

- Separate names to use different
- Note, not naming to match ZCU3EG names

– Portability across targets

58

## Programmable SoC



59

## Older and Defaults

- 2019.2:

```
#pragma HLS INTERFACE s_axilite port = in1 bundle = control
#pragma HLS INTERFACE s_axilite port = in2 bundle = control
#pragma HLS INTERFACE s_axilite port = out_r bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control
#pragma HLS INTERFACE m_axi port=in1 offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=in2 offset=slave bundle=gmem
#pragma HLS INTERFACE m_axi port=out_r offset=slave bundle=gmem
```
- 2020.1:

```
#pragma HLS INTERFACE m_axi port=in1 bundle=gmem
#pragma HLS INTERFACE m_axi port=in2 bundle=gmem
#pragma HLS INTERFACE m_axi port=out_r bundle=gmem
```

Penn ESE532 Fall 2024 -- DeHon

60

## Remember: Preclass 4a

```
P1: for(i=0;i<MAX;i++) Astream.write(a[i]);
```

**S-AXI Control – load pointers**

```
M-AXI transfer  
Using pointers
```

```
int *p;  
P1: for(p=&(a[0]);p<&(a[MAX]);p++) Astream.write(*p);
```

Penn ESE532 Fall 2024 -- DeHon

61

61

## Host-to-kernel Dataflow

```
void kernel_name( int *inputs,  
... ) // Other input or Output ports  
{  
#pragma HLS INTERFACE .... // Other interface pragmas  
#pragma HLS INTERFACE ap_ctrl_chain port=return bundle=control
```

- ap\_ctrl\_chain

Penn ESE532 Fall 2024 -- DeHon

62

62

## Burst Transfer

```
hls::stream<datatype_t> str;  
  
INPUT_READ: for(int i=0; i<INPUT_SIZE; i++) {  
    #pragma HLS PIPELINE  
    str.write(inp[i]); // Reading from Input interface  
}
```

- Where have we seen this before?

Penn ESE532 Fall 2024 -- DeHon

63

63

## Remember: Preclass 4a

```
P1: for(i=0;i<MAX;i++) Astream.write(a[i]);
```

**S-AXI Control – load pointers**

```
int *p;  
P1: for(p=&(a[0]);p<&(a[MAX]);p++) Astream.write(*p);
```

Penn ESE532 Fall 2024 -- DeHon

64

64

## Burst Transfer

```
top_function(datatype_t * m_in, // Memory data Input  
datatype_t * m_out, // Memory data Output  
int inp1, // Other Input  
int inp2) { // Other Input  
#pragma HLS DATAFLOW  
  
hls::stream<datatype_t> in_var1; // Internal stream to transfer  
hls::stream<datatype_t> out_var1; // data through the dataflow region  
  
read_function(m_in, inp1, in_var1); // Read function contains pipelined for loop  
// to infer burst  
execute_function(in_var1, out_var1, inp1, inp2); // Core compute function  
write_function(out_var1, m_out); // Write function contains pipelined for loop  
// to infer burst
```

- Use Dataflow to setup as separate threads on accelerator side
- Believe this is way to burst copy into local memory


Penn ESE532 Fall 2024 -- DeHon

65

65

## Data Movement (Options)

- Access from global memory
- Configure DMA/accelerator with main-memory pointer
- DMA burst copy into BRAM memories
  - Built on top of other with DMA copy loop



Penn ESE532 Fall 2024 -- DeHon

66

66

## Preclass 3, 4

- 333MHz cycle time on bus
- Peak bandwidth if transfer per cycle
  - 32b
  - 64b
  - 128b
- Memory at 4 GB/s
  - Which widths make bus the bottleneck?
  - Memory?

Penn ESE532 Fall 2024 -- DeHon

67

67

## Width

```
void cnn( ap_uint<512> *pixel, // Input pixel  
         int *weights, // Input Weight Matrix  
         ap_uint<512> *out, // Output pixel  
         ... // Other input or output ports  
  
#pragma HLS INTERFACE m_axi port=pixel offset=slave bundle=gmem  
#pragma HLS INTERFACE m_axi port=weights offset=slave bundle=gmem  
#pragma HLS INTERFACE m_axi port=out offset=slave bundle=gmem
```

- Will transfer at width of data type give
- May need to pack and unpack data to exploit full width

Penn ESE532 Fall 2024 -- DeHon

68

68

## Big Ideas

- Data between PS and PL managed as DMA
- Can exploit familiar parallelism
  - Thread, Data, Streaming Dataflow
  - Overlap compute and communicate
- Must manage some pieces pretty explicitly

Penn ESE532 Fall 2024 -- DeHon

69

69

## Admin

- Feedback including HW5
- Reading for Wednesday on web
- HW6
  - Due on Friday

Penn ESE532 Fall 2024 -- DeHon

70

70