

ESE5320: System-on-a-Chip Architecture

Day 7: September 23, 2024
Pipelining



Penn ESE5320 Fall 2024 -- DeHon

1

Previously

- Pipelining in the large
 - Not just for gate-level circuits
- Throughput and Latency
- Pipelining as a form of parallelism

2

Today

Pipelining details (for gates, primitive ops)

- Systematic Approach (Part 1)
- Justify Operator and Interconnect Pipelining (Part 2)
- Loop Bodies
- Cycles in the Dataflow Graph (Part 3)

Penn ESE5320 Fall 2024 -- DeHon

3


Message

- Pipelining is an efficient way to reuse hardware to perform the **same** set of operations at high throughput

4

Multiplexer Gate

- MUX
 - When S=0, output=i0
 - When S=1, output=i1



S	i0	i1	Mux2(S,i0,i1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


5

Penn ESE5320 Fall 2024 -- DeHon

Cycle

Two uses of term in this lecture:

- Repetitive waveform
 - E.g. sine wave or square wave
- Graph cycle




6

6

Waveform Cycles

- How many cycles showing of sine wave?



- How many cycles of square wave?



Penn ESE5320 Fall 2024 -- DeHon

7

Waveform Cycles

- How many cycles showing of sine wave?

- How many cycles of square wave?



- Note: clock on which we pipeline is a square wave


- Talk about what happens in a clock cycle
- Talk about number of clock cycles

Penn ESE5320 Fall 2024 -- DeHon

8

Latch


- Element that can hold a previous value of an input



9

Register


- Use a pair to create a flip-flop
 - Also call register
- What happens when
 - CLK is low (0) ?
 - CLK is high (1) ?
 - CLK transitions from 0 to 1?
- What output Q until next 0 to 1 CLK transition?



10

Register


- Use a pair to create a flip-flop
 - Also call register
- Sample D input on 0→1 transition of clock (CLK)
- Never an open path from D→Q
 - One of the mux latches always in hold state



11

Synchronous Circuit Discipline

- Registers that sample inputs at clock edge and hold value throughout clock period
- Compute from registers-to-registers
- Clock Cycle time large enough for longest logic path between registers
- Min cycle = Max path delay between registers




12

11

12

Preclass 1

- Delay between registers as shown?




13

Penn ESE5320 Fall 2024 -- DeHon

Preclass 1

- Latency of pipeline?
 - Cycles
 - nanoseconds




14

14

Penn ESE5320 Fall 2024 -- DeHon

Preclass 1

- Move registers so can clock at adder delay?
(which is of choices at bottom is correct = same behavior)



15

Penn ESE5320 Fall 2024 -- DeHon

Pipeline Reuse

- Lower delay between clocks
 - Higher clock rate
 - Higher potential throughput
 - Faster we reuse our logic
 - More capacity get out of design
 - Assuming registers cheap in area and time overhead
 - $T_{\text{setup}}, T_{\text{clk}\rightarrow q} \sim 20\text{ps}, T_{\text{add}} \sim 500\text{ps}$
 - Registers ~ 10 transistors/bit
 - Adder $\sim 40\text{--}50$ transistors/bit




16

16

Penn ESE5320 Fall 2024 -- DeHon

Preclass 2: What Happens?

- What would be wrong with this pipelining?




17

Penn ESE5320 Fall 2024 -- DeHon

- For this initial design:




Behavior



18

Penn ESE5320 Fall 2024 -- DeHon


Equations



19

Penn ESE5320 Fall 2024 -- DeHon


Behavior Add Register



20

Penn ESE5320 Fall 2024 -- DeHon

Equations




21

Penn ESE5320 Fall 2024 -- DeHon

Note Registers on Links

- Some links end up with multiple registers.
- Why?



22

Penn ESE5320 Fall 2024 -- DeHon

Consistent Pipelining


- Makes sure a consistent input set arrives at each gate/operator
 - Don't get mixing between input sets

Penn ESE5320 Fall 2024 -- DeHon

23

Legal Register Moves

- Retiming Lag/Lead



- Lag: remove register every input add register every output
- Lead: remove register every output add register every input


24

Penn ESE5320 Fall 2024 -- DeHon

24

Preclass 1


- Retime using Lead/Lag



25

Penn ESE5320 Fall 2024 -- DeHon

Preclass 1 (revisited)



26

26

Rounup

- Result
 - 2 clock cycle pipeline latency
 - 1ns delay between registers
 - 1GHz clock
 - $2 \times 1\text{ns} = 2\text{ns}$ total latency

27

Penn ESE5320 Fall 2024 -- DeHon


Add Registers and Move

- If we're willing to add pipeline delay
 - Add any number of pipeline registers at input
 - Move registers into circuit to reduce cycle time
 - Reduce max delay between registers

28

28


Add Registers at Input



29

Penn ESE5320 Fall 2024 -- DeHon

Add Registers at Input and Retime




30

30

Add Registers at Input

Throughput and Latency?



31

Penn ESE5320 Fall 2024 -- DeHon

Add Register and Retime


- Add chain of registers on every input
- Retime registers into circuit
 - Minimizing delay between registers

32

Penn ESE5320 Fall 2024 -- DeHon

Add Registers and Retime

- Lets us think about behavior
 - What the pipelining is doing to cycles of delay
- Separate from details of how redistribute registers
- Behavioral equivalence between the registers-at-front and properly retimed version of circuit



33

Penn ESE5320 Fall 2024 -- DeHon

Justify Pipelining

(or composing pipelined operators)
Part 2

34

Penn ESE5320 Fall 2024 -- DeHon

Handling Pipelined Operators

- Given a pipelined operator
 - (or a pipelined interconnect)
- Discipline of picking a frequency target and designing everything for that
 - May be necessary to pipeline operator since its delay is too high
- Due to hierarchy
 - Pipelined this operator and now want to use it as a building block

35

Penn ESE5320 Fall 2024 -- DeHon

Examples

- Run at 500MHz
- Floating-point unit that takes 9ns
 - Can pipeline into 5, 2ns stages
- Multiplier that takes 6ns
- Memory can access in 2ns
 - Only if registers on address/inputs and output
 - i.e. exist in own clock stage

36

Penn ESE5320 Fall 2024 -- DeHon

36


Interconnect Delay

- Chips >> Clock Cycles
- May have chip 100s of Operators wide
- May only be able to reach across 10 operators in a 2ns cycle
- Must pipeline long interconnect links

37

Penn ESE5320 Fall 2024 -- DeHon

Interconnect Example



38

38

Methodology: Pipelined Operator Graph


- Start with logical, unpipelined graph
- Treat each pipelined operator as a set of unit-delay operators of mandatory depth
- Treat each interconnect pipeline stage as a unit-delay buffer
- Add registers at input
- Retime into graph

39

Penn ESE5320 Fall 2024 -- DeHon

Model

- 3-stage Multiplier
- Interconnect Delay



40

40

Pipeline Loop


(and use for justify pipeline
example)

41

Penn ESE5320 Fall 2024 -- DeHon

Preclass 4

- Logical (unpipelined) dataflow graph for loop body



42

42

Example Operators


- Operator and Interconnect delays
 - Multiplier 3 cycles
 - Reading from Input array
 - Memory op is cycle after computing address
 - Takes one cycle delay bring data back to multiplier (or adder)

Penn ESE5320 Fall 2024 -- DeHon

43

Illustrate Need

- What happens if just use graph as is
(with operators pipelined as required)?




44

43

Model Graph

- Revised graph for modeling




45

Penn ESE5320 Fall 2024 -- DeHon

Pipeline Graph

- Result after first retime (top register)




46

45

Pipeline Graph

- Result after first retime




47

Penn ESE5320 Fall 2024 -- DeHon

Pipeline Graph

- Result after next retime (top register)?




48

47

48

Pipeline Graph


- Result after next retime



49

Pipeline Graph


- Result after next retime (top register)?



50

Pipeline Graph


- Result after next retime



51

Pipeline Graph


- Result after next retime (top register)?



52

Pipeline Graph


- Result after next retime



53

Pipeline Graph


- Result after next retime (top register)?



54

Pipeline Graph

- Result after next retime




Penn ESE5320 Fall 2024 -- DeHon

55

Pipeline Graph

- Result after next retime (top register)?




Penn ESE5320 Fall 2024 -- DeHon

56

Pipeline Graph

- Result after next retime




Penn ESE5320 Fall 2024 -- DeHon

57

Pipeline Graph

- Result after pipelining



Penn ESE5320 Fall 2024 -- DeHon

58

Pipelining Lesson

- Can always pipeline an **acyclic graph** (**no graph cycles**)
to fixed frequency target (**fixed clock cycle period**)
 - fixed pipelining of primitive operators
 - Pipeline interconnect delays
- Need to keep track of registers to balance paths
 - So see consistent delays to operators

Penn ESE5320 Fall 2024 -- DeHon

59


Graph Cycles

Watch:
 Clock cycle
 Cycle time
 Cycle in Graph
 Part 3

60

Preclass 3


- Can we retime to reduce clock cycle time?



Penn ESE5320 Fall 2024 -- DeHon


Retiming Limits?

- What prevents us from retiming?



62

Retiming Limits?



Penn ESE5320 Fall 2024 -- DeHon

(Graph) Cycle Observation


- Retiming does not allow us to change the *number of registers inside a graph cycle*.
- Limit to *clock cycle time*
 - Max delay in *graph cycle* / Registers in *graph cycle*
- Pipelining doesn't help inside *graph cycle*
 - Cannot push registers into *graph cycle*

64

64

Simple Graph Cycle


- Delay of graph cycle?
- Registers in graph cycle?
- What happens to graph cycle if try to apply lead/lag?



65

Penn ESE5320 Fall 2024 -- DeHon


Retiming



66

Initiation Interval (II)

- Cyclic dependencies in a dataflow graph can limit throughput
- Due to data-dependent cycles in graph,
 - May not be able to initiate a new computation on every clock cycle
- II – clock cycles (delay) before can initiate
- Throughput = $1/II$



67

Penn ESE5320 Fall 2024 -- DeHon

67

Loop

- Consider
 - [multiply and mod each take 3 cycles]
- For $(i=0; i < N; i++)$
 $C[i] = (C[i-1] * A[i]) \% N;$


Penn ESE5320 Fall 2024 -- DeHon

68

68

Loop

- For $(i=0; i < N; i++)$
 $C[i] = (C[i-1] * A[i]) \% N;$




69

Penn ESE5320 Fall 2024 -- DeHon

69

Loop

- For $(i=0; i < N; i++)$
 $C[i] = (C[i-1] * A[i]) \% N;$
- Initiation Interval?




70

70

Initiation Interval

- Delay Around graph cycle?
 - Assume multiply 3, add 1
- Registers in graph cycle?
- Retiming clock cycle bound = II ?
- Achievable?




71

Penn ESE5320 Fall 2024 -- DeHon

71

Retimed



Penn ESE5320 Fall 2024 -- DeHon

72

72


II and Latency

- Actually is a graph cycle \times

- II?

- Latency

x to mem write?




73

Penn ESE5320 Fall 2024 -- DeHon

II and Latency


- II? (assume willing to pipeline inputs)
- Latency?



74

74


II and Latency



75

Penn ESE5320 Fall 2024 -- DeHon


II and Latency



76

76

II and Latency



77

Penn ESE5320 Fall 2024 -- DeHon

Lesson

- Graph Cyclic dependencies limit throughput on single task or data stream
 - Cycle Bound = Cycle-length / registers-in-cycle
 - (analog to latency bound)

78

78

Big Ideas

- Pipeline computations to reuse hardware and maximize computational capacity
- Can compose pipelined operators and accommodate fixed-frequency target
 - Be careful with data retiming
- Graph cycles limit pipelining on single stream – II (Initiation Interval)

Penn ESE5320 Fall 2024 -- DeHon

79

Admin

- Remember Feedback form
 - Including HW3
- Reading for Day 8 on web
- HW4 due Friday

Penn ESE5320 Fall 2024 -- DeHon

80

79

80