ESE532:
System-on-a-Chip Architecture
Day 10: February 15, 2017
High Level Synthesis (HLS)
C-to-gates
Pemenn

## Message

- C (or any programming language) specifies a computation
- Can describe spatial computation
- Underlying semantics is sequential
- Watch for unintended sequentialization
- Probably write C for spatial differently than you write C for processors


## Course "Hypothesis"

- C-to-gates synthesis mature enough to use to specify hardware
- Leverage fact everyone knows C
- (must, at least, know C to develop embedded code)
- Avoid taking time to teach Verilog or VHDL
- Or making Verilog a pre-req.
- Focus on teaching how to craft hardware
- Using the C already know
- ...may require thinking about the C differently


## Today

- Spatial Computations from C specification
- Basic transforms
- Limitations from C semantics


## Coding Accelerators

- Want to exploit FPGA logic on Zynq to accelerate computations
- Traditionally has meant develop accelerators in
- Hardware Description Language (HDL)
- E.g. Verilog $\rightarrow$ undergrads see in CIS371
- Directly in schematics
- Generator language (constructs logic)

Penn ESE532 Spring 2017 - DeHon

## Discussion [open]

- Is it obvious we can write C to describe hardware?
- What parts of C translate naturally to hardware?
- What parts of C might be problematic?
- What parts of hardware design might be hard to describe in C?


## Advantage

- Use C for hardware and software
- Test out functionality entirely in software
- Debug code before put on hardware where harder to observe what's happening
- Explore hardware/software tradeoffs by targeting same code to either hardware or software


## C Primitives

## Arithmetic Operators

- Unary Minus (Negation) -a
- Addition (Sum)
$a+b$
- Subtraction (Difference) a - b
- Multiplication (Product) a * b
- Division (Quotient) a/b
- Modulus (Remainder) a \% b

Things might have a hardware operator for...

## C Primitives Comparison Operators

- Less Than
a < b
- Less Than or Equal To $a<=b$
- Greater Than
$a>b$
- Greater Than or Equal To $a>=b$
- Not Equal To a!=b
- Equal To $a==b$
- Logical Negation !a
- Logical AND a \&\& b
- Logical OR
a || b
Things might have a hardware operator for..


## Preclass F

- Ready for preclass $f$ ?
- Skip to preclass f


## C Primitives <br> Bitwise Operators

- Bitwise Left Shift $a \ll b$
- Bitwise Right Shift a >> b
- Bitwise One's Complement ~a
- Bitwise AND a \& b
- Bitwise OR a|b
- Bitwise XOR $a^{\wedge} b$

Things might have a hardware operator for...
$\qquad$

## Expressions: <br> combine operators

- $a^{*} x+b$


A connected set of operators
$\rightarrow$ Graph of operators
Penn ESE532 Spring 2017 -- DeHon

## Expressions: combine operators

- $a^{*} x+b$
- $a^{*} x^{*} x+b^{*} x+c$
- $a^{*}(x+b)^{*} x+c$
- ((a+10)*b < 100)

A connected set of operators
$\rightarrow$ Graph of operators
Penn ESE532 Spring 2017 -- DeHon

## Straight-line code

- a sequence of assignments
-What does this mean?
$g=a * x$;
$h=b+g$;
i=h*x;
j=i+c;



## Variable Reuse

- Variables (locations) define flow between computations
- Locations (variables) are reusable $\mathrm{t}=\mathrm{a}^{*} \mathrm{x}$;
$r=t^{*} x$;
$\mathrm{t}=\mathrm{b}^{*}$;
$r=r+t$;
$r=r+c$;
Penn ESE532 Spring 2017 - DeHon


## Variable Reuse

- Variables (locations) define flow between computations
- Locations (variables) are reusable $\mathrm{t}=\mathrm{a}^{*} \mathrm{x}$; $\mathrm{t}=\mathrm{a}^{*} \mathrm{x}$; $r=t^{*} x ; \quad r=t^{*} x ;$

$$
\begin{array}{ll}
\mathrm{t}=\mathrm{b}^{*} \mathrm{x} ; & \mathrm{t} \\
\mathrm{r}=\mathrm{rt} ; & \mathrm{t}=\mathrm{r}+\mathrm{F} ;
\end{array}
$$

## C Assignment

- Basic assignment statement is:
Location = expression
- $f=a * x+b$

- 

$$
r=r+c ; \quad r=r+c ;
$$

- Sequential assignment semantics tell us which definition goes with which use.
- Use gets most recent preceding definition.



## Dataflow Height

- t=a*x; t=a*x;
$r=t^{*} x ; \quad r=t^{*} x ;$
$t=b^{*} x ; \quad t=b * x$;
$r=r+t ; \quad r=r+t ;$
$r=r+c ; \quad r=r+c$;
- Height (delay) of DF graph may be less than \# sequential instructions.



## C Memory Model

- One big linear address space of locations
- Most recent definition to location is value
- Sequential flow of statements


Penn ESE532 Spring 2017 -- DeHon

## Memory Operation Challenge

- Memory is just a set of location
- But memory expressions can refer to variable locations
- Does *q and *p refer to same location?
$-\mathrm{p}[0]$ and $\mathrm{p}\left[\mathrm{c}^{*} 10+\mathrm{d}\right]$ ?
- *p and q[c*10+d]?
$-\mathrm{p}[\mathrm{f}(\mathrm{a})]$ and $\mathrm{p}[\mathrm{g}(\mathrm{b})]$ ?


## Lecture Checkpoint

- Happy with
- Straight-line code
- Variables
- Graph for preclass f
- Next topic: Memory



## C Pointer Pitfalls

- *p=23
- r=10+*p;
- *q=17
- $\mathrm{s}={ }^{*} \mathrm{q}^{*} 12$;
- Similar limit if $p==q$


## Consequence

- Expressions and operations through variables (whose address is never taken) can be executed at any time - Just preserve the dataflow
- Memory assignments must execute in strict order
- Ideally: partial order
- Conservatively: strict sequential order of C

Penn ESE532 Spring 2017 -- DeHon

## C Memory/Pointer

Sequentialization

- Must preserve ordering of memory operations
- A read cannot be moved before write to memory which may redefine the location of the read
- Conservative: any write to memory
- Sophisticated analysis may allow us to prove independence of read and write
- Writes which may redefine the same location cannot be reordered


## Forcing Sequencing

- Demands we introduce some discipline for deciding when operations occur
- Could be a FSM
- Could be an explicit dataflow token
- Callahan uses control register
- Other uses for timing control
- Control
- Variable delay blocks
- Looping

Penn ESE532 Spring 2017 - DeHon

## Hardware/Parallelism Challenge

- Can we give enough information to the compiler to
- allow it to reorder?
- allow to put in separate embedded memories?
- Is the compiler smart enough to exploit?

Penn ESE532 Spring 2017 -- DeHon

## Multiple Memories

- How might we want this to be implemented using multiple memories?
for(i=0;i<MAX;i++)
$C[i]=A[i] * B[i]$;



## Memory Allocation?

- How support malloc() in hardware?



## Idioms

| Hard? | Easier |
| :---: | :---: |
| void fun(int *a, int *b, int *c) for(i=0;i<MAX;i++) | $\begin{aligned} & \text { int a[1024], b[1024], } \\ & \text { c[1024]; } \end{aligned}$ |
| A[i]=A[f(i)]; | for ( $\mathrm{i}=0$; $\mathrm{i}<\mathrm{MAX}$; ${ }^{\text {a }}$ ++) |
| - Data-dependent relationship | $A\left[2^{*} i+3\right]=A[i]+A[i+2] ;$ <br> - Linear equations, can potentially solve for relationship |

## Hardware Memory

- Typically small, fixed, local memory blocks
- Reuse memory blocks
- Not allocate new blocks
- Cannot make data-dependent memory sized blocks
- Different hardware units $\rightarrow$ different local memories
- move data not pass pointers

Penn ESE532 Spring 2017 - DeHon

## Conditions

- If (cond)
- DoA
- Else
- DoB
- While (cond)
- DoBody
- No longer straightline code
- Code selectively executed
- Data determines which computation to perform



## Connecting Basic Blocks

- Connect up basic blocks by routing control flow token
- May enter from several places
- May leave to one of several places

Penn ESE532 Spring 2017 -- DeHon

Basic Blocks for if/then/else

## Basic Blocks

- Sequence of operations with
- Single entry point
- Once enter execute all operations in block
- Set of exits at end
- Can dataflow schedule operations within a basic block
- As long as preserve memory ordering


## Connecting Basic Blocks

- Connect up basic blocks by routing control flow token
- May enter from several places begin: - May leave to one of several places

| $\mathrm{x}=\mathrm{y} ;$ | $\mathrm{BB} 0: \quad$ BB1 |
| :--- | :--- |
| $\mathrm{y}++;$ |  |

$\mathrm{z}=\mathrm{y}$;
$\mathrm{x}=\mathrm{y}$;
$\mathrm{y}++;$
$\mathrm{z}=\mathrm{y} ;$
$\mathrm{y}=4$;
$\mathrm{t}=\mathrm{z}>20$; brfalse $t$, finish
$y=4$
finish:
$x=x * y$
end:
Penn ESE532 Spring 2017 - DeHon

| Lecture Checkpoint |
| :---: |
| - Happy with |
| - Straight-line code |
| - Variables |
| - Memory |
| - Control |
| Penn EsE532 Spring 2017 - Dethon |



## Function Call

-What do we do with function calls?

## Treat as data flow

- Implement function as an operation
- Send arguments as input tokens
- Get result back as token


Penn ESE532 Spring 2017 - DeHon


| Satisfied? |
| :---: |
| - Q: Satisfied with implementation this is |
| producing? |
|  |
|  |

## Simple Control Flow

- If (cond) $\{$... \} else \{ ...\}
- Assignments become conditional
- In simplest cases (no memory ops), can treat as dataflow node


Penn ESE532 Spring 2017 -- DeHon


- If not assigned, value flows from before assignment


## Beyond Basic Blocks

- Basic blocks tend to be limiting
- Runs of straight-line code are not long
- For good hardware implementation - Want more parallelism



## Simple Conditionals



$$
\{\max =\mathrm{b} ;
$$

$$
c=0 ;\}
$$

- May (re)define many values on each branch.

| Preclass G |
| :---: |
|  |
|  |
|  |
|  |
|  |
|  |



Height Reduction


- Mux converted version has shorter path (lower latency)
- Can execute condition in parallel with then and else clauses


## Mux Conversion and Memory

- What might go wrong if we muxconverted the following:
- If (cond)
-*a=0
- Else
-*b=0


## Mux Conversion and Memory

- What might go wrong if we muxconverted the following:
- If (cond)
- *a=0
- Else
- *b=0
- Don't want memory operations in nontaken branch to occur.


## Hyperblocks

- Can convert if/then/else into dataflow
- If/mux-conversion
- Hyperblock
- Single entry point
- No internal branches
- Internal control flow provided by mux conversion
- May exit at multiple points



## Hyperblock Benefits

- More code $\rightarrow$ typically more parallelism - Shorter critical path
- Optimization opportunities
- Reduce work in common flow path
- Move logic for uncommon case out of path
- Makes smaller faster


## Mux Conversion and Memory

- If (cond)
- *a=0
- Else
- *b=0
- Don't want memory operations in non-taken branch to occur.
- Conclude: cannot mux-convert blocks with memory operations (without additional care)




## Additional Concerns?

What are we still not satisfied with?

- Parallelism in hyperblock
- Especially if memory sequentialized
- Disambiguate memories?
- Allow multiple memory banks?
- Only one hyperblock active at a time - Share hardware between blocks?
- Data only used from one side of mux
- Share hardware between sides?
- Most logic in hyperblock idle?
- Couldn't we pipeline execution?


## Unrolling

- Put several (all?) executions of loop into straight-line code in the body.
for ( $\mathrm{i}=0 ; \mathrm{i}<\mathrm{MAX} ; \mathrm{i}++$ ) $o[i]=\left(a^{*} \times[i]+b\right)^{*} x[i]+c$;
for (i=0;i<MAX;i+=2) o[i]=(a*x[i]+b)*x[i]+c; $o[i+1]=\left(a^{*} x[i+1]+b\right)^{*} x[i+1]+c$;

Penn ESE532 Spring 2017 -- DeHor 71

## Optimizations

- Constant propagation: $a=10 ; b=c[a]$;
- Copy propagation: a=b; c=a+d; $\rightarrow \mathrm{c}=\mathrm{b}+\mathrm{d}$;
- Constant folding: c[10*10+4]; $\rightarrow \mathrm{c}[104]$;
- Identity Simplification: $c=1 * a+0 ; \rightarrow c=a ;$
- Strength Reduction: c=b*2; $\rightarrow \mathrm{c}=\mathrm{b} \ll 1$;
- Dead code elimination
- Common Subexpression Elimination:
$-C\left[x^{*} 100+y\right]=A\left[x^{*} 100+y\right]+B\left[x^{*} 100+y\right]$
$-\mathrm{t}=\mathrm{x}^{*} 100+\mathrm{y} ; \mathrm{C}[\mathrm{t}]=\mathrm{A}[\mathrm{t}]+\mathrm{B}[\mathrm{t}]$;
- Operator sizing: for ( $\mathrm{i}=0 ; \mathrm{i}<100 ; \mathrm{i}++$ ) $\mathrm{b}[\mathrm{i}]=(\mathrm{a} \& 0 \mathrm{xff}+\mathrm{i})$;

Penn ESE532 Spring 2017 - DeHon


| Unrolling |  |
| :---: | :---: |
| - If $M A X=4$ : | for (i=0; $\mathrm{i}<\mathrm{MAX}$; $\mathrm{i}++$ ) |
| o[0]=(a*x[0]+b)**[0]+c; | o[i] $=\left(\mathrm{a}^{*} \times[\mathrm{l}]+\mathrm{b}\right)^{*} \times[\mathrm{l}]+\mathrm{c}$; |
| o[1] $=\left(a^{*} \times[1]+b\right)^{*} \times[1]+c ;$ |  |
| $\mathrm{o}[2]=\left(\mathrm{a}^{*} \times[2]+\mathrm{b}\right)^{*} \times[2]+\mathrm{c}$; | for (i=0;i<MAX;i+=2) |
| $o[3]=\left(a^{*} \times[3]+\mathrm{b}\right)^{*} \times[3]+\mathrm{c}$; | $\begin{aligned} & \mathrm{o}\left[\mathrm{i}=\left(\mathrm{a}^{*} \times[\mathrm{il}]+\mathrm{b}\right)^{*} \times[\mathrm{ij}+\mathrm{c} ;\right. \\ & \mathrm{o}[\mathrm{i}+1]=\left(\mathrm{a}^{*} \times[i+1]+\mathrm{b}\right)^{*} \times[\mathrm{i}+1]+\mathrm{c} ; \end{aligned}$ |
| Benefits? |  |
| Penn ESE532 Spring 2017 - Deflon | 73 |


| Unroll |
| :---: |
| • Vivado HLS has pragmas for unrolling |
| - UG901: Vivado HLS User's Guide |
| - P180-229 for optimization and directives |
| - \#pragma HLS UNROLL factor=... |
|  |
|  |
| Penn Ese532 Spring 2017- Deton |

## Summary

- Language (here C) defines meaning of operations
- Dataflow connection of computations
- Sequential precedents constraints to preserve
- Create basic blocks
- Link together
- Optimize
- Merge into hyperblocks with if-conversion
- Pipeline, unroll
- Result is dataflow graph
- (can schedule to registers and gates)

Penn ESE532 Spring 2017 - DeHon

## Unrolling

- If $M A X=4$ : $o[0]=\left(a^{*} x[0]+b\right)^{*} x[0]+c$; $o[1]=\left(a^{*} x[1]+b\right)^{*} x[1]+c$; $\mathrm{o}[2]=\left(\mathrm{a}^{*} \times[2]+\mathrm{b}\right)^{*} \times[2]+\mathrm{c}$; $o[3]=\left(a^{*} x[3]+b\right)^{*} x[3]+c$;

Create larger basic block. More scheduling freedom. More parallelism.
for ( $\mathrm{i}=0 ; \mathrm{i}<\mathrm{MAX} ; \mathrm{i}++$ ) $o[i]=\left(a^{*} x[i]+b\right)^{*} x[i]+c$;
for ( $i=0 ; i<M A X ; i+=2)$
$o[i]=\left(a^{*} x[i]+b\right)^{*} x[i]+c$; $o[i+1]=\left(a^{*} x[i+1]+b\right)^{*} x[i+1]+c$;保

## Big Ideas:

- C (or any programming language) specifies a computation
- Can describe spatial computation
- Has some capabilities that don't make sense in hardware
- Shared memory pool, malloc, recursion
- Watch for unintended sequentialization
- C for spatial coded differently from $C$ for processor
- ...but can still run on processor

| Admin |
| :---: |
| - Reading or Monday on Web |
| - HW5 due Friday |
|  |
|  |
|  |
|  |

