









Agree? • How to design/select/map to SoC to reduce Energy/Area/Delay?

Outcomes

- Design, optimize, and program a modern System-on-a-Chip.
- Analyze, identify bottlenecks, design-space
- Decompose into parallel components
- Characterize and develop real-time solutions
- Implement both hardware and software solutions
- Formulate hardware/software tradeoffs, and perform hardware/software codesign

8

enn ESE532 Spring 2017 -- DeHon

9

Day 1



predictability, and reliability.



















23

Design-Space Choices

- · Type of parallelism
- · How decompose / organize parallelism
- · Area-time points (level exploited)
- What resources we provision for what parts of computation
- Where to map tasks
- How schedule/order computations
- How synchronize tasks
- How represent data
- · Where place data; how manage and move
- · What precision use in computations











Tools

- Sometimes tools will directly help you explore design space
 - Unrolling, pipelining, II
 - Some choices for data movement
 - Some loop transforms
 - Granularity to place on FPGA
- · Often they will not
 - Need to reshape functions and loops

29

- Data representations and sizes

Penn ESE532 Spring 2017 -- DeHon



































FFT (partial) Design Space

50

- Parallelism
- Decompose
- Size/granularity of accelerator – Area-time
- Sequence/share
- Communicate
- Representation/precisions
- Twiddle

nn ESE532 Spring 2017 – DeHon



Admin

HW7 out → due Friday

Individual

Working on getting Project ready