

## ESE532: System-on-a-Chip Architecture

Day 19: March 29, 2017  
Network-on-a-Chip (NoC)



Penn ESE532 Spring 2017 – DeHon

## Today

- Ring
- 2D Mesh Networks
- Design Issues
- Buffering and deflection
- Dynamic and static routing

2

## Message

- Scalable interconnect for locality
  - has rich design space
- Customize to compute and application
- Support real-time with static scheduled communication


Penn ESE532 Spring 2017 – DeHon

3

Day 8

## Interconnect

- Will need an infrastructure for programmable connections
- Rich design space to tune area-bandwidth-locality
  - Will explore more later in course



Penn ESE532 Spring 2017 – DeHon

4

## Interconnect Concerns


- Avoid being a bottleneck
  - Bandwidth
  - Latency
- Competes for area and energy
  - against compute and memory

Penn ESE532 Spring 2017 – DeHon

5

## Crossbar

- Connect any I inputs, O outputs
- Area  $\sim I \times O$
- For N PEs scale as  $N^2$



Penn ESE532 Spring 2017 – DeHon

## Today's SoC Large

- At 1mm<sup>2</sup> per A9, can put 100 on 1cm<sup>2</sup> chip
- 120 core MIPS on Stratix V FPGA
  - FPGA 2017
- 1680 core RISC-V on Xilinx Ultrascale
  - <http://fpga.org/2017/01/12/grvi-phalanx-joins-the-kilocore-club/>
- Scaling to 100s and 1000s of processing elements (PEs) that need interconnect

Penn ESE532 Spring 2017 – DeHon

7

## Locality


- Delay and energy proportional to distance
- Want to keep communications short
  - Data near compute
  - From compute block to compute block
- How build network?
  - Scalable (Area ~ N = things connected?)
  - Supports locality

Penn ESE532 Spring 2017 – DeHon

8

Day 8

## Mesh



Penn ESE532 Spring 2017 – DeHon


9

## Bus to Ring

Penn ESE532 Spring 2017 – DeHon

10

## Ring




Penn ESE532 Spring 2017 – DeHon

11

## Preclass 1


- Traffic pattern
  - Similar bandwidth?
  - One has higher bandwidth?



Penn ESE532 Spring 2017 – DeHon

12

### Bidirectional Ring




Penn ESE532 Spring 2017 – DeHon

13

### Interleaved Layout


- What problem does this layout solve?



Penn ESE532 Spring 2017 – DeHon

14

### 2D Layout




Penn ESE532 Spring 2017 – DeHon

15

### Scaling

- How does area scale with N?
- How does neighbor distance scale with N?
  - Unidirectional
  - bidirectional
- How does worst-case distance in ring scale with N?
  - Unidirectional
  - bidirectional



Penn ESE532 Spring 2017 – DeHon


16

### 1D to 2D

Penn ESE532 Spring 2017 – DeHon

17


### Ring Abstract



Penn ESE532 Spring 2017 – DeHon

18


### Row and Column Rings



Penn ESE532 Spring 2017 – DeHon

19


### Mesh as Row & Column Rings



Penn ESE532 Spring 2

20


### Directional Mesh (Torus)



Penn ESE532 Sp

21


### Mesh Datapath



Penn ESE532 Spring 2017 – DeHon

22

### Bidirectional Mesh




Penn ESE532 Spring 2017 – DeHon

23

### 2D Mesh Scaling

- How does area scale with  $N$ ?
- How does neighbor distance scale with  $N$ ?
- How does worst-case distance in mesh scale with  $N$ ?



Penn ESE532 Spring 2017 – DeHon

24

## Specifying Destination


- Simple: add destination address
- Ring or Mesh wires carry:
  - Valid bit + Address + Payload (Data)

Penn ESE532 Spring 2017 – DeHon

25

## Mesh Routing


- Route in Y until reach row
- Then route in X until reach column
- Consume from PE when arrives



Penn ESE532 Spring 2017 – DeHon

26

## Mesh Routing




- $Y_{out} = Yin.valid \& row(Yin.address) \neq row \& Yin + Pin.valid \& P$
- $X_{out} = Xin.valid \& column(Xin.address) \neq column \& Xin + Yin.valid \& row(Yin.address) == row$
- **Not deal with congestion**

Penn ESE532 Spring 2017 – DeHon

27

## Mesh Routing

- $Y_{out} = Yin.valid \& row(Yin.address) \neq row \& Yin + Pin.valid \& P$
- $X_{out} = Xin.valid \& column(Xin.address) \neq column \& Xin + Yin.valid \& row(Yin.address) == row$
- Complexity of route function can impact
  - Area, cycle time, route latency



Penn ESE532 Spring 2017 – DeHon

28


## Mesh Congestion

Penn ESE532 Spring 2017 – DeHon

29

## Mesh Congest

- What happens when inputs from 2 sides want to travel out same output?
  - (here Xin, Yin)



Penn ESE532 Spring 2017 – DeHon

30

## Dealing with Congestion

- Don't let it happen (offline/static)
  - Schedule to avoid
- Online/dynamic
  - Store in place -- Buffer
  - Misroute -- Deflect

Penn ESE532 Spring 2017 – DeHon

31

## Congestion 1D

- For simplicity, we look at congestion in 1D case (Preclass 2)

Penn ESE532 Spring 2017 – DeHon

32


## Preclass 2a

- Complete table – identify uncongested latencies

Penn ESE532 Spring 2017 – DeHon

33

## Preclass 2b



- Cycles from simulation?

Penn ESE532 Spring 2017 – DeHon

34


## Observe

- Did have congestion
  - Ran slower than the single-link case
- How we make decisions matters
  - Who gets to route, which is stalled
- Best, global decision can be better than local decisions

Penn ESE532 Spring 2017 – DeHon

35

## Offline vs. Online



Penn ESE532 Spring 2017 – DeHon

36

## Dealing with Congestion

- Don't let it happen (offline/static)
  - Schedule to avoid
- Online/dynamic
  - Store in place -- Buffer
  - Misroute -- Deflect


Penn ESE532 Spring 2017 – DeHon

37

## Congestion: Buffer

Store inputs that must wait until path available

- Typically store in FIFO buffer
- How big do we make the FIFO?
- FIFO Buffers cost space
  - Often more than multiplexers




38

## Congestion: Buffer

Store inputs that must wait until path available

- Typically store in FIFO buffer
- How big do we make the FIFO?
- What if FIFO full?




Penn ESE532 Spring 2017 – DeHon

39

## Congestion: Buffer

Store inputs that must wait until path available

- Typically store in FIFO buffer
- How big do we make the FIFO?
- What if FIFO full?




Penn ESE532 Spring 2017 – DeHon

40

## Congestion: Deflect

Misroute: (deflection routing)

- Send in to an available (wrong) direction
- Avoid Buffer
- Requires balance of ins and outs
  - Can make work on mesh
- How much more traffic do we create misrouting?




Penn ESE532 Spring 2017 – DeHon

41

## Mesh Routing:







- $Yout=Yin.valid \& row(Yin.address) \neq row \& Yin + Pin.valid \& P$
- $+row(Yin.address) == row \& (column.Xin.address) \neq column \& Y.in$
- $Xout=Xin.valid \& column(Xin.address) \neq column \& Xin + Yin.valid \& row(Yin.address) == row$

Gives Preference to X




Penn ESE532 Spring 2017 – DeHon

42



## Take 2, they are small



Penn ESE532 Spring 2017 – DeHon


[Kapre+Gray, FPL 2015]

49

## Tune Bandwidth


- Add channels to tune bandwidth

- Rings per row, column
- Single Hoplite channel ~60
  - ...two around 120 ... still << 1800



50

## Mesh Area Deflection PS/TM




Penn ESE532 Spring 2017 – DeHon

[Kapre FCCM 2015]

51

## Static Schedule vs. Deflection



[Kapre FCCM 2015]

52

## Static Schedule vs. Deflection

- Routing 142K message add20 benchmark
- Marathon statically schedule PS

Penn ESE532 Spring 2017 – DeHon

[Kapre FCCM 2015]

53


## Mesh Customization

Penn ESE532 Spring 2017 – DeHon

54

## Tuning Down Bandwidth

- If need less bandwidth, cluster multiple PEs to share a router.



55

Penn ESE532 Spring 2017 – DeHon

## Simple Bandwidth/Area Control

- Width of channels
  - Like SIMD
  - All bits going to same destination

56

Penn ESE532 Spring 2017 – DeHon

## Packets

- Simple story is, each “word” routed on mesh is: address+payload
- Alternately:
  - Multiword packet with single address
  - Share “address” across larger payload
  - Control width of datapath separate from size of payload
- Additional control issues to route packet together and buffer

57

Penn ESE532 Spring 2017 – DeHon

## Customization


- Bandwidth
  - Width, clustering, channels
- Directional/Bidirectional
- Online dynamic/offline static
- Buffer/deflect
  - Buffer depth
- Route function sophistication

58

Penn ESE532 Spring 2017 – DeHon

## Large VLIW

- Natural to use static network with VLIW clusters
  - Network routing becomes part of long instruction word
- Extreme one operator per mesh PE
- Tune bandwidth by clustering



59

Penn ESE532 Spring 2017 – DeHon

## Big Ideas

- Scalable interconnect for locality
  - Has rich design space
- Customize to compute and application
- Support real-time with static scheduled communication

60

Penn ESE532 Spring 2017 – DeHon

## Admin

- Project Design Space Milestone
  - Due Friday
- Next milestone out by Friday
  - 4x, area estimate