

ESE532: System-on-a-Chip Architecture

Day 20: April 3, 2017
Pipeline, Frequency, Dataflow



Penn ESE532 Spring 2017 – DeHon

Today

- What drives cycle times
- Pipelining in Vivado HLS C
- Avoiding bottlenecks feeding data in Vivado HLS C

Penn ESE532 Spring 2017 – DeHon

2

Message

- Should be able to run at high clock rates (e.g. 400–550MHz)
- Vivado HLS gives control over pipelining
- Code may need some care and stylization to feed data efficiently
- Read Vivado HLS Users Guide (902)
 - Methodology, Design Optimization

Penn ESE532 Spring 2017 – DeHon

3

Clock Cycle

Penn ESE532 Spring 2017 – DeHon

4

CLB Switching Characteristics

Table 66: CLB Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3E	-2E/-2U/-2L	-1C/-1I	-1Q/-1LQ	
Combinatorial Delays						
T_{L0}	An – Dn LUT address to A	0.05	0.05	0.06	ns, Max	
T_{L0_2}	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	0.19	ns, Max
T_{L0_3}	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	0.30	ns, Max
T_{IT0}	An – Dn inputs to A– D Q outputs	0.58	0.61	0.74	0.74	ns, Max
T_{AXA}	AX inputs to AMUX output	0.38	0.40	0.49	0.49	ns, Max
T_{AXB}	AX inputs to BMUX output	0.40	0.42	0.52	0.52	ns, Max
T_{AXC}	AX inputs to CMUX output	0.39	0.41	0.50	0.50	ns, Max
T_{AXD}	AX inputs to DMUX output	0.43	0.44	0.52	0.52	ns, Max
T_{BXB}	BX inputs to BMUX output	0.31	0.33	0.40	0.40	ns, Max
T_{BxD}	BX inputs to DMUX output	0.38	0.39	0.47	0.47	ns, Max
T_{CXC}	CX inputs to CMUX output	0.27	0.28	0.34	0.34	ns, Max
T_{CxD}	CX inputs to DMUX output	0.33	0.34	0.41	0.41	ns, Max
T_{DxD}	DX inputs to DMUX output	0.32	0.33	0.40	0.40	ns, Max

Penn ESE532 Spring 2017 – DeHon

Xilinx DS191 p. 54

5

BRAM

Maximum Frequency						
$F_{MAX_BRAM_WF_NC}$	Block RAM (Write first and No change modes) When not in SDP RF mode	601.32	543.77	458.09	458.09	MHz
$F_{MAX_BRAM_RF_PERFORMANCE}$	Block RAM (Read first, Performance mode)	601.32	543.77	458.09	458.09	MHz
$F_{MAX_BRAM_RF_DELAYED_WRITE}$	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is no possibility of address overlap between port A and port B addresses	528.26	477.33	400.80	400.80	MHz
$F_{MAX_CAS_WF_NC}$	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	551.27	493.93	408.00	408.00	MHz
$F_{MAX_CAS_RF_PERFORMANCE}$	Block RAM Cascade (Read first, Performance mode) When cascade with RF mode and no possibility of address overlap/one port is disabled	551.27	493.93	408.00	408.00	MHz
$F_{MAX_CAS_RF_DELAYED_WRITE}$	When in cascade RF mode and there is a possibility of address overlap between port A and port B	478.24	427.35	350.88	350.88	MHz
F_{MAX_FIFO}	FIFO in all modes without ECC	601.32	543.77	458.09	458.09	MHz
F_{MAX_ECC}	Block RAM and FIFO in ECC configuration	484.26	430.85	351.12	351.12	MHz

Penn ESE532 Spring 2017 – DeHon

Xilinx DS191 p. 57

6

DSP

Maximum Frequency					
f_{MAX}	With all registers used	741.84	650.20	547.95	547.95 MHz
f_{MAX_PATDET}	With pattern detector	627.35	549.75	463.61	463.61 MHz
$f_{MAX_MULT_NOMREG}$	Two register multiply without MREG	412.20	360.75	303.77	303.77 MHz
$f_{MAX_MULT_NOMREG_PATDET}$	Two register multiply without MREG with pattern detect	374.25	327.65	276.01	276.01 MHz
$f_{MAX_PREADO_MULT_NOADREG}$	Without ADREG	468.82	408.66	342.70	342.70 MHz
$f_{MAX_PREADO_MULT_NOADREG_PATDET}$	Without ADREG with pattern detected	468.82	408.66	342.70	342.70 MHz
$f_{MAX_NOPPIPELINEREG}$	Without pipeline registers (MREG, ADREG)	306.84	267.81	225.02	225.02 MHz
$f_{MAX_NOPPIPELINEREG_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detected	285.23	249.13	209.38	209.38 MHz

Penn ESE532 Spring 2017 – DeHon

7

Zynq Primitives


- DSP block – run around 550MHz
- BRAM – run around 400—460MHz
- CLB – latency around 0.5ns
 - Carry cascade around 9ps

Penn ESE532 Spring 2017 – DeHon

8

Preclass 1

- How fast can pipeline?



Penn ESE532 Spring 2017 – DeHon

9

Acyclic Datapath

- With no feedback cycles
 - Should be able to pipeline datapath down to level of operators
 - Slowest operator
 - May need to add more pipeline levels
 - Takes more clocks to get from input to output

Penn ESE532 Spring 2017 – DeHon

10

Interconnect

- If we pipeline operators ignoring interconnect delays, what can happen?

Penn ESE532 Spring 2017 – DeHon

11

Interconnect Delays

- How would we fix?
- What does it cost us?

Penn ESE532 Spring 2017 – DeHon

12

Typical Synthesis Flow

- HLS→RTL→gates/mem/dsp→place→route
- High-level doesn't know exactly what happens at lower level
- What might it not know?

Penn ESE532 Spring 2017 – DeHon

13

Typical Synthesis Flow

- HLS→RTL→gates/mem/dsp→place→route
- High-level doesn't know exactly what happens at lower level
 - How many gates some logic takes
 - Where blocks are placed (how far apart)
 - Which routes taken between blocks
 - Take minimum delay path? Forced to take longer?

Penn ESE532 Spring 2017 – DeHon

14

Vivado Synthesis

- Targets a clock cycle
- Optimization is open ended
 - ...and it takes longer to get a lower delay result
- Stops when it thinks things are “fast enough”
 - Meets target

Penn ESE532 Spring 2017 – DeHon

15

Consequence

- HLS not know exactly what will happen downstream
- HLS optimize for target clock
- Result: HLS may produce design that fails to meet timing during place&route

Penn ESE532 Spring 2017 – DeHon

16

Another Consequence

- Delay achieved
 - May not be what you ask for
 - Can be a function of what you ask for
- Asking it to for a tighter cycle
 - Often gives a tighter result
 - Not 100%
 - Not always by same amount / predictable

Penn ESE532 Spring 2017 – DeHon

17

Compensation

- How might HLS compensate?

Penn ESE532 Spring 2017 – DeHon

18

Compensating


- Add margin for downstream
 - How much?
- Iterate
 - If downstream margin inadequate, increase margin and try again
- Try at multiple targets to explore possible frequencies

Penn ESE532 Spring 2017 – DeHon

19

Compensating

- Add margin for downstream
 - How much?
- Vivado HLS – allows specification of “clock uncertainty”



Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 184

20

Compensating

- Add margin for downstream
 - How much?
 - Vivado HLS – allows specification of “clock uncertainty”
- Iterate
 - If downstream margin inadequate, increase margin and try again
 - Vivado HLS – doesn't do this automatically,
 - But you can...

Penn ESE532 Spring 2017 – DeHon

21

Vivado HLS Pipelining

Penn ESE532 Spring 2017 – DeHon

22

Design Mapping

- Streaming operators
- Area-Time tuning
 - Initiation Intervals for loop for streaming operator
 - Unrolling
- Benefits and tradeoffs of each?

Penn ESE532 Spring 2017 – DeHon

23

Preclass 2

- What dataflow graph does this describe?

```
while(true) {
    i=read_input();
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out);
}
```

Penn ESE532 Spring 2017 – DeHon

24

Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
- Useful to use stream data type (upcoming) or specify FIFO depth between functions

Penn ESE532 Spring 2017 – DeHon

25

Vivado HLS Pragma STREAM

- Specify that array will be accessed sequentially
 - Allows efficient implementation as FIFO

Penn ESE532 Spring 2017 – DeHon

26

Vivado HLS Pragma PIPELINE

- Direct a function or loop to be pipelined
- Ideally start one loop or function body per cycle
 - Can control II

Penn ESE532 Spring 2017 – DeHon

27

```
for (i=0;i<N;i++)
    yout=0;
#pragma HLS PIPELINE
for (j=0;j<K;j++)
    yout+=in[i+j]*w[j];
y[i]=yout;
```

Which solution
from preclass 3?

Penn ESE532 Spring 2017 – DeHon

28

Vivado HLS Pragma UNROLL

- Unroll loop into spatial hardware
 - Can control level of unrolling
- Any loops inside a pipelined loop gets unrolled by the PIPELINE directive

Penn ESE532 Spring 2017 – DeHon

29

```
for (i=0;i<N;i++)
    yout=0;
#pragma HLS UNROLL
for (j=0;j<K;j++)
    yout+=in[i+j]*w[j];
y[i]=yout;
```

Which solution
from preclass 3?

Penn ESE532 Spring 2017 – DeHon

30

Vivado HLS Pragma INLINE

- Collapse function body into caller
 - Eliminates interface code
 - Allows optimization of inline code
- recursive option to inline a hierarchy
 - Maybe useful when explore granularity of accelerator

Penn ESE532 Spring 2017 – DeHon

31

Vivado HLS Pragma ARRAY_PARTITION

- Spread out array over multiple BRAMs
 - By default placed in single BRAM
 - Use to remove memory bottleneck that prevents pipelining (limits II)

Penn ESE532 Spring 2017 – DeHon

32

Memory Bottleneck Example

```
#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
        #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```


What problem if put mem in single BRAM?

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 91

33

Array Partition



Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 195

34

Array Partition Example

```
#pragma ARRAY_PARTITION variable=mem cyclic factor=4

#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
        #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Xilinx UG902 p. 91

35

Vivado HLS Pragma ARRAY_RESHAPE

- Pack data into BRAM to improve access (reduce BRAMs)
 - May provide similar benefit to partitioning without using more BRAMs

Penn ESE532 Spring 2017 – DeHon

36



```

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
    #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}

Penn ESE532 Spring 2017 -- DeHon           Xilinx UG902 p. 91

```

How fix if dint_t is 16b?

38

Array Reshape Example

```

#pragma ARRAY_RESHAPE variable=mem cyclic factor=4 dim=1
(if dint_t 16b)

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
    #pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}

Penn          Xilinx UG902 p. 91

```

39

Vivado HLS Pragma LOOP_MERGE

- Combine loops to reduce delay

Penn ESE532 Spring 2017 -- DeHon

40

Loop Merge

```

void top (a[4],b[4],c[4],d[4]...) {
    ...
    Add: for (i=3;i>=0;i--) {
        if (d[i])
            a[i] = b[i] + c[i];
    }
    Sub: for (i=3;i>=0;i--) {
        if (d[i])
            a[i] = b[i] - c[i];
    }
    ...
}

```

(A) Without Loop Merging (B) With Loop Merging

Penn ESE532 Spring 2017 -- DeHon Xilinx UG902 p. 208

41


Feeding Data

Penn ESE532 Spring 2017 -- DeHon

42

Challenge

- How get Vivado HLS to provide a streaming, fully unrolled version like midterm 2f?



Penn ESE532 Spring 2017 – DeHon


43

Midterm 2f

```
for(int y=0;y<(FSIZE-WSIZE+1);y++) {
    for(int x=0;x<(FSIZE-WSIZE+1);x++) {
        frame_out[y][x]=0;
        for (int xoff=0;xoff<WSIZE;xoff++)
            for (int yoff=0;yoff<WSIZE;yoff++)
                frame_out[y][x]+=window[yoff][xoff]*frame_in[y+yoff][x+xoff];
    }
}
```

- Each pixel needed $WSIZE^2$ times
- Only want to read once from big memory
- (move once to array)

Penn ESE532 Spring 2017 – DeHon



44

Three Coding Tricks

1. Setup input for streaming
 2. Setup local window for X shift register
 3. Setup linebuffer for Y
- Use Vivado HLS convolution example (pp. 104—121)
 - ...likely need for efficient full search...

Penn ESE532 Spring 2017 – DeHon

45


Unoptimized Convolution

```
template<typename T, int K>
static void convolution_orig(
    int height,
    int width,
    int border_width,
    const T *src,
    T *dst,
    const T *hcoeff,
    const T *vcoeff) {
    T local[MAX_IMG_ROWS*MAX_IMG_COLS];
    // Horizontal convolution
    HconvH:for(int col = 0; col < height; col++){
        HconvW:for(int row = border_width; row < width - border_width; row++){
            Hconv:for(int i = - border_width; i <= border_width; i++){
                ...
            }
        }
    }
    // Vertical convolution
    VconvH:for(int col = border_width; col < height - border_width; col++){
        VconvW:for(int row = 0; row < width; row++){
            Vconv:for(int i = - border_width; i <= border_width; i++){
                ...
            }
        }
    }
}
```

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 104

46



Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 105

47

Unoptimized Horizontal Conv.

```
// Horizontal convolution
HconvH:for(int col = 0; col < height; col++){
    HconvW:for(int row = border_width; row < width - border_width; row++){
        int pixel = col * width + row;
        Hconv:for(int i = - border_width; i <= border_width; i++){
            local[pixel] += src[pixel + i] * hcoeff[i + border_width];
        }
    }
}
```

- What's inefficient here with src?

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 106

48

Unoptimized Horizontal Conv.


```
// Horizontal convolution
HconvH:for(int col = 0; col < height; col++){
    HconvW:for(int row = border_width; row < width - border_width; row++){
        int pixel = col * width + row;
        Hconv:for(int i = - border_width; i <= border_width; i++){
            local[pixel] += src[pixel + i] * hcoeff[i + border_width];
        }
    }
}
```

- Forces src data to be reread within window
 - Doesn't automatically figure out and localize

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 106

49



Unoptimized Vertical

```
// Vertical convolution
VconvW:for(int row = 0; row < width; row++){
    Vconv:for(int i = - border_width; i <= border_width; i++){
        int offset = i * width;
        dst[pixel] += local[pixel + offset] * vcoeff[i + border_width];
    }
}
```

- Also forces multiple reads of pixel data

Penn ESE532 Spring 2017 – DeHon


Xilinx UG902 p. 109

51

Optimizing I/O

- Want to read each pixel exactly once in **Width**

– Store locally



hls::stream

- Data accessed sequentially
- Can only read data item once
- Forces discipline for optimal I/O
 - Tells compiler that is what you are doing so it can optimize implementation
 - Infers a FIFO of depth 1
- Useful with function dataflow streams

Penn ESE532 Spring 2017 – DeHon

53

```
template<typename T, int K>
static void convolution_strm(
    int width,
    int height,
    hls::stream<T> &src,
    hls::stream<T> &dst,
    const T *hcoeff,
    const T *vcoeff)
{
    hls::stream<T> hconv("hconv");
    hls::stream<T> vconv("vconv");
    // These assertions let HLS know the upper bounds of loops
    assert(height < MAX_IMG_ROWS);
    assert(width < MAX_IMG_COLS);
    assert(vconv_xlim < MAX_IMG_COLS - (K - 1));

    // Horizontal convolution
    HConvW:for(int col = 0; col < height; col++) {
        HConv:for(int row = 0; row < width; row++) {
            HConv:for(int i = 0; i < K; i++) {
                ...
            }
        }
    }
}
```

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 114

54

Unoptimized Horizontal Conv.

```
// Horizontal convolution
HconvW:for(int col = 0; col < height; col++) {
    HconvW:for(int row = border_width; row < width - border_width; row++) {
        int pixel = col * width + row;
        Hconv:for(int i = -border_width; i <= border_width; i++) {
            local[pixel] += src[pixel + i] * hcoeff[i + border_width];
        }
    }
}
```

- What do we need to do to make sure we only read src once?

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 106

55

Partially Optimized Hconv

```
// Horizontal convolution
HConvW:for(int row = 0; row < width; row++) {
    HConvW:for(int row = border_width; row < width - border_width; row++) {
        T in_val = src.read();
        T out_val = 0;
        HConv:for(int i = 0; i < K; i++) {
            hwin[i] = i < K - 1 ? hwin[i + 1] : in_val;
            out_val += hwin[i] * hcoeff[i];
        }
        if (row >= K - 1)
            hconv << out_val;
    }
}
```

- hwin shift register

Penn ESE532 Spring 2017 – DeHon


Xilinx UG902 p. 116

56

Partially Optimized Hconv

```
// Horizontal convolution
HConvW:for(int row = 0; row < width; row++) {
    HConvW:for(int row = border_width; row < width - border_width; row++) {
        T in_val = src.read();
        T out_val = 0;
        HConv:for(int i = 0; i < K; i++) {
            hwin[i] = i < K - 1 ? hwin[i + 1] : in_val;
            out_val += hwin[i] * hcoeff[i];
        }
        if (row >= K - 1)
            hconv << out_val;
    }
}
```

- hwin shift register



Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 116

57

Partially Optimized Hconv

```
// Horizontal convolution
HConvW:for(int row = 0; row < width; row++) {
    HConvW:for(int row = border_width; row < width - border_width; row++) {
        T in_val = src.read();
        T out_val = 0;
        HConv:for(int i = 0; i < K; i++) {
            hwin[i] = i < K - 1 ? hwin[i + 1] : in_val;
            out_val += hwin[i] * hcoeff[i];
        }
        if (row >= K - 1)
            hconv << out_val;
    }
}
```

- What's missing?
– (not yet give figure on right)

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 116

58

```
template<typename T, int K>
static void convolution_strm(
    int width,
    int height,
    hls::stream<T*> &src,
    hls::stream<T*> &dst,
    const T *hcoeff,
    const T *vcoeff)
{
    #pragma HLS DATAFLOW
    #pragma HLS ARRAY_PARTITION variable=linebuf dim=1 complete

    hls::stream<T> hconv("hconv");
    hls::stream<T> vconv("vconv");
    // These assertions let HLS know the upper bounds of loops
    assert(height < MAX_IMG_ROWS);
    assert(width < MAX_IMG_COLS);
    assert(vconv_xlim < MAX_IMG_COLS - (K - 1));

    // Horizontal convolution
    HConvW:for(int col = 0; col < height; col++) {
        HConvW:for(int row = 0; row < width; row++) {
            #pragma HLS PIPELINE
            HConv:for(int i = 0; i < K; i++) {
            }
        }
    }
}
```

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 120

59

```
template<typename T, int K>
static void convolution_strm(
    int width,
    int height,
    hls::stream<T*> &src,
    hls::stream<T*> &dst,
    const T *hcoeff,
    const T *vcoeff)
{
    #pragma HLS DATAFLOW
    #pragma HLS ARRAY_PARTITION variable=linebuf dim=1 complete

    hls::stream<T> hconv("hconv");
    hls::stream<T> vconv("vconv");
    // These assertions let HLS know the upper bounds of loops
    assert(height < MAX_IMG_ROWS);
    assert(width < MAX_IMG_COLS);
    assert(vconv_xlim < MAX_IMG_COLS - (K - 1));

    // Horizontal convolution
    HConvW:for(int col = 0; col < height; col++) {
        HConvW:for(int row = 0; row < width; row++) {
            #pragma HLS PIPELINE
            HConv:for(int i = 0; i < K; i++) {
            }
        }
    }
}
```

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 120

60

Unoptimized Vertical

```
// Vertical convolution
VConvH:for(int col = border_width; col < height - border_width; col++) {
    VConvW:for(int row = 0; row < width; row++) {
        int pixel = col * width + row;
        Vconv:for(int i = - border_width; i <= border_width; i++) {
            int offset = i * width;
            dst[pixel] += local[pixel + offset] * vcoeff[i + border_width];
        }
    }
}
```


- What do we need to do to only read from local once?

Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 109

61

```
// Vertical convolution
VConvH:for(int col = 0; col < height; col++) {
    VConvW:for(int row = 0; row < vconv_xlim; row++) {
#pragma HLS DEPENDENCE variable=linebuf inter false
#pragma HLS PIPELINE
        T in_val = hconv.read();
        T out_val = 0;
        VConv:for(int i = 0; i < K; i++) {
            T vwin_val = i < K - 1 ? linebuf[i][row] : in_val;
            out_val += vwin_val * vcoeff[i];
            if (i > 0)
                linebuf[i - 1][row] = vwin_val;
        }
        if (col >= K - 1)
            vconv << out_val;
    }
}
```



Penn ESE532 Spring 2017 – DeHon

Xilinx UG902 p. 118

62

Three Coding Tricks

1. Setup input for streaming
 2. Setup local window for X shift register
 3. Setup linebuffer for Y
- ...likely need for efficient full search...

Penn ESE532 Spring 2017 – DeHon

63

Big Ideas

- Should be able to run at high clock rates (e.g. 400–550MHz)
- Vivado HLS gives control over pipelining
- Code may need some care and stylization to feed data efficiently
- Read Vivado HLS Users Guide (902)
 - Methodology, Design Optimization

Penn ESE532 Spring 2017 – DeHon

64

Admin

- Project 4x and area Milestone
 - Due Friday

Penn ESE532 Spring 2017 – DeHon

65