

# ESE532: System-on-a-Chip Architecture

Day 24: April 17, 2017  
Defect Tolerance



## Today

- Reliability Challenges
- Defect Tolerance
  - Memories
  - Interconnect
  - FPGA
- FPGA Variation and Energy

## Message

- At small feature sizes, not viable to demand perfect fabrication of billions of transistors on a chip
- Modern ICs are like snowflakes
  - Everyone is different, changes over time
- Reconfiguration allows repair
  - Finer grain → higher defect rates
  - Tolerate variation → lower energy

## Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

<http://www.intel.com/content/www/us/en/products/processors/xeon-phi/xeon-phi-processors.html>

## Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

Is Intel producing 3 separate chips?

## Preclass 1 and Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

Cost ratio between 72 and 64 processor  
assuming fixed mm<sup>2</sup> per core?

## Intel Xeon Phi Pricing

**CHOOSE YOUR OPTIMIZATION POINT**

	CORES	GHZ	MEMORY	FABRIC	DDR4	POWER <sup>2</sup>	RECOMMENDED CUSTOMER PRICING
<b>7290<sup>1</sup></b> Best Performance/Node	72	1.5	16GB 7.2 GT/s	Yes	384GB 2400 MHz	245W	\$6254
<b>7250</b> Best Performance/Watt	68	1.4	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$4876
<b>7230</b> Best Memory Bandwidth/Core	64	1.3	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$3710
<b>7210</b> Best Value	64	1.3	16GB 6.4 GT/s	Yes	384GB 2133 MHz	215W	\$2438


Available beginning in September. <sup>1</sup> Plus 10% for integrated fabric. <sup>2</sup> Based on power in full path within a server rack. Also includes DDR4 for integrated fabric, versions of these parts. Intel's prices are published in October.

Penn ESE532 Spring 2017 -- DeHon

7

## Intel Knights Landing

### Knights Landing Overview




<https://www.nextplatform.com/2016/06/20/intel-knights-landing-yields-big-bang-buck-jump/>

Penn ESE532 Spring 2017 -- DeHon

[Intel, Micro 2016]

## Knights Landing Xeon Phi



Penn ESE532 Spring 2017 -- DeHon

[Intel, Micro 2016]

9

## What's happening?

- Fabricated chip has 76 cores
- Not expect all to work
- Selling based on functional cores
  - 72, 68, 64
- Charge premium for high core counts
  - Don't yield as often, people pay more

<https://www.nextplatform.com/2016/08/22/intel-tweaking-xeon-phi-deep-learning/>

Penn ESE532 Spring 2017 -- DeHon

[Intel, Micro 2016]

10

## Warmup Discussion

- Where else do we guard against defects today?
  - Where do we accept imperfection today?

Penn ESE532 Spring 2017 -- DeHon

11

## Motivation: Probabilities

- Given:
  - N objects
  - $P_g$  yield probability
- What's the probability for yield of composite system of N items? [Preclass 2]
  - Assume iid faults
  - $P(N \text{ items good}) = (P_g)^N$

Penn ESE532 Spring 2017 -- DeHon

12

## Probabilities

- $P_{\text{all\_good}}(N) = (P_g)^N$
- $P = 0.999999$

N	$P_{\text{all\_good}}(N)$
$10^4$	
$10^5$	
$10^6$	
$10^7$	

Penn ESE532 Spring 2017 -- DeHon

13

## Probabilities

- $P_{\text{all\_good}}(N) = (P_g)^N$
- $P = 0.999999$

N	$P_{\text{all\_good}}(N)$
$10^4$	0.99
$10^5$	0.90
$10^6$	0.37
$10^7$	0.000045

Penn ESE532 Spring 2017 -- DeHon

14


## Simple Implications

- As N gets large
    - must either increase reliability
    - ...or start tolerating failures
  - N
    - memory bits
    - disk sectors
    - wires
    - transmitted data bits
    - processors
    - transistors
    - molecules
- As devices get **smaller**, failure rates increase  
chemists think  $P=0.95$  is good
- As devices get **faster**, failure rate increases

Penn ESE532 Spring 2017 -- DeHon

15

## Failure Rate Increases



Penn ESE532 Spring 2017 -- DeHon

[Nassif / DATE 2010]

16

## Quality Required for Perfection?

- How high must  $P_g$  be to achieve 90% yield on a collection of  $10^{10}$  devices?

[preclass 4]


$$(P_g)^{10^{10}} > 0.9$$

$$P_g > 1 - 10^{-11}$$

Penn ESE532 Spring 2017 -- DeHon

17

## Failure Rate Increases




Penn ESE532 Spring 2017 -- DeHon

[Nassif / DATE 2010]

18

## Challenge

- Feature size scales down (S)
- Capacity (area)  $\rightarrow$  increases ( $1/S^2$ )
  - N increase
- Reliability per device goes down
  - $P_g$  decrease
- $P(N \text{ items good}) = (P_g)^N$



## Defining Problems

## Three Problems

- 1. Defects:** Manufacturing imperfection
  - Occur before operation; persistent
    - Shorts, breaks, bad contact
- 2. Transient Faults:**
  - Occur during operation; transient
    - node X value flips: crosstalk, ionizing particles, bad timing, tunneling, thermal noise
- 3. Lifetime “wear” defects**
  - Parts become bad during operational lifetime
    - Fatigue, electromigration, burnout....
  - ...slower
    - NBTI, Hot Carrier Injection

## In a Nut-shell...

Shekhar Bokar  
Intel Fellow  
Micro37 (Dec.2004)



- 100 BT integration capacity
- 20 BT unusable (variations)
- 10 BT will fail over time
- Intermittent failures

Yet, deliver high performance in the power & cost envelope

## Defect Rate

- Device with  $10^{11}$  elements (100BT)
- 3 year lifetime =  $10^8$  seconds
- Accumulating up to 10% defects
- $10^{10}$  defects in  $10^8$  seconds
  - $\rightarrow$  1 new defect every 10ms
- At 10GHz operation:
  - One new defect every  $10^8$  cycles
  - $P_{\text{newdefect}} = 10^{-19}$

## First Step to Recover

Admit you have a problem  
(observe that there is a failure)

## Detection

- **How do we determine if something wrong?**
  - Some things easy
    - ....won't start
  - Others tricky
    - ...one **and** gate computes False & True→True
- **Observability**
  - can see effect of problem
  - some way of telling if defect/fault present

Penn ESE532 Spring 2017 -- DeHon

25

## Detection

- **Coding**
  - space of legal values << space of all values
  - should only see legal
  - e.g. parity, ECC (Error Correcting Codes)
- **Explicit test (defects, recurring faults)**
  - ATPG = Automatic Test Pattern Generation
  - Signature/BIST=Built-In Self-Test
  - POST = Power On Self-Test
- **Direct/special access**
  - test ports, scan paths

Penn ESE532 Spring 2017 -- DeHon

26

## Coping with defects/faults?

- **Key idea: redundancy**
- **Detection:**
  - Use redundancy to detect error
- **Mitigating: use redundant hardware**
  - Use spare elements in place of faulty elements (defects)
  - Compute multiple times so can discard faulty result (faults)

Penn ESE532 Spring 2017 -- DeHon

27

## Defect Tolerance

Penn ESE532 Spring 2017 -- DeHon

28

## Three Problems

1. **Defects:** Manufacturing imperfection
  - Occur before operation; persistent
    - Shorts, breaks, bad contact
2. **Transient Faults:**
  - Occur during operation; transient
    - node X value flips: crosstalk, ionizing particles, bad timing, tunneling, thermal noise
3. **Lifetime “wear” defects**
  - Parts become bad during operational lifetime
    - Fatigue, electromigration, burnout....
  - ...slower
    - NBTI, Hot Carrier Injection

Penn ESE532 Spring 2017 -- DeHon

29

## Two Models

- **Disk Drives (defect map)**
- **Memory Chips (perfect chip)**

Penn ESE532 Spring 2017 -- DeHon

30

## Disk Drives

- Expose defects to software
  - software model expects defects
    - Create table of good (bad) sectors
  - manages by masking out in software
    - (at the OS level)
    - Never allocate a bad sector to a task or file
  - yielded capacity varies


## Memory Chips

- Provide model in **hardware** of perfect chip
- Model of perfect memory at capacity X
- Use redundancy in hardware to provide perfect model
- Yielded capacity fixed
  - discard part if not achieve

## Example: Memory

- Correct memory:
  - N slots
  - each slot reliably stores last value written
- Millions, billions, etc. of bits...
  - have to get them all right?

## Failure Rate Increases




## Memory Defect Tolerance

- Idea:
  - few bits may fail
  - provide more raw bits
  - configure so yield what looks like a perfect memory of specified size

## Memory Techniques

- Row Redundancy
- Column Redundancy
- Bank Redundancy



## Yield M of N

- Preclass 5: Probability of yielding 3 of 5 things?
  - Symbolic?
  - Numerical for  $P_g=0.9$ ?

## Yield M of N

- $P(M \text{ of } N) = P(\text{yield } N)$ 
    - + (N choose N-1) P(exactly N-1)
    - + (N choose N-2) P(exactly N-2)...
    - + (N choose N-M) P(exactly N-M)...
- [think binomial coefficients]

## M of 5 example

- $1 \cdot P^5 + 5 \cdot P^4(1-P)^1 + 10P^3(1-P)^2 + 10P^2(1-P)^3 + 5P^1(1-P)^4 + 1 \cdot (1-P)^5$

- Consider  $P=0.9$

– $1 \cdot P^5$	0.59	M=5	P(sys)=0.59
– $5 \cdot P^4(1-P)^1$	0.33	M=4	P(sys)=0.92
– $10P^3(1-P)^2$	0.07	M=3	P(sys)= <b>0.99</b>
– $10P^2(1-P)^3$	0.008		Can achieve higher system yield than individual components!
– $5P^1(1-P)^4$	0.00045		
– $1 \cdot (1-P)^5$	0.00001		

## Possible Yield of 76 cores@ P=0.9

Processors Yield	Prob Exact	Prob at least	
76	0.001	0.001	0.001
75	0.004	0.005	0.005
74	0.016	0.020	0.020
73	0.041	0.061	0.061
72	0.079	0.140	0.140
71	0.119	0.259	0.259
70	0.148	0.407	0.407
69	0.156	0.562	0.562
68	0.141	0.704	0.704
67	0.112	0.816	0.816
66	0.079	0.895	0.895
65	0.050	0.945	0.945
64	0.028	0.973	0.973

## Possible Yield of 76 cores@ P=0.9

Processors Yield	Prob at least	
76	0.001	0.001
75	0.005	0.005
74	0.020	0.020
73	0.061	0.061
72	0.140	0.140
71	0.259	0.259
70	0.407	0.407
69	0.562	0.562
68	0.704	0.704
67	0.816	0.816
66	0.895	0.895
65	0.945	0.945
64	0.973	0.973

Out of 100 chips, how many?

Sell with 72:  
Sell with 68:  
Discard:

## Intel Xeon Phi Pricing

	CHOOSE YOUR OPTIMIZATION POINT						
	INTEGRATED						RECOMMENDED CUSTOMER PRICING
	CORES	GHZ	MEMORY	FABRIC	DDR4	POWER <sup>2</sup>	
<b>7290<sup>1</sup></b> Best Performance/Node	72	1.5	16GB 7.2 GT/s	Yes	384GB 2400 MHz	245W	\$6254
<b>7250</b> Best Performance/Watt	68	1.4	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$4876
<b>7230</b> Best Memory Bandwidth/Core	64	1.3	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$3710
<b>7210</b> Best Value	64	1.3	16GB 6.4 GT/s	Yes	384GB 2133 MHz	215W	\$2438

## Repairable Area

- Not all area in a RAM is repairable
  - memory bits spare-able
  - io, power, ground, control not redundant

Penn ESE532 Spring 2017 -- DeHon

43

## Repairable Area


- $P(\text{yield}) = P(\text{non-repair}) * P(\text{repair})$
- $P(\text{non-repair}) = P^{N_{nr}}$ 
  - $N_{nr} \ll N_{\text{total}}$
  - $P > P_{\text{repair}}$ 
    - e.g. use coarser feature size
    - Differential reliability
- $P(\text{repair}) \sim P(\text{yield } M \text{ of } N)$

Penn ESE532 Spring 2017 -- DeHon

44

## Consider a Crossbar

- Allows us to connect any of N things to each other
  - E.g.
    - N processors
    - N memories
    - N/2 processors
    - + N/2 memories




Penn ESE532 Spring 2017 -- DeHon

45

## Crossbar Buses and Defects


- Two crossbar multibus
- Wires may fail
- Switches may fail
- How tolerate
  - Wire failures between crossbars?
  - Switch failures?



Penn ESE532 Spring 2017 -- DeHon

## Crossbar Buses and Defects


- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
  - Any wire fault avoidable
    - M choose N



Penn ESE532 Spring 2017 -- DeHon

## Crossbar Buses and Defects

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
  - Any wire fault avoidable
    - M choose N




Penn ESE532 Spring 2017 -- DeHon

48

## Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
  - Any wire fault avoidable
    - M choose N




Penn ESE532 Spring 2017 -- DeHon

49

## Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
  - Any wire fault avoidable
    - M choose N
  - Same idea




Penn ESE532 Spring 2017 -- DeHon

50

## Simple System

- P Processors
- M Memories
- Wires




Memory, Compute, Interconnect

Penn ESE532 Spring 2017 -- DeHon

## Simple System w/ Spares

- P Processors
- M Memories
- Wires
- Provide spare
  - Processors
  - Memories
  - Wires




Penn ESE532 Spring 2017 -- DeHon

52

## Simple System w/ Defects

- P Processors
- M Memories
- Wires
- Provide spare
  - Processors
  - Memories
  - Wires
- ...and defects




Penn ESE532 Spring 2017 -- DeHon

53

## Simple System Repaired

- What are the costs?
  - Area
  - Energy
  - Delay




Penn ESE532 Spring 2017 -- DeHon

54

## Simple System Repaired

- P Processors
- M Memories
- Wires
- Provide spare
  - Processors
  - Memories
  - Wires
- Use crossbar to switch together good processor and memories




Penn ESE532 Spring 2017 -- DeHon

55

## In Practice

- Crossbars are inefficient
- Use switching networks with
  - Locality
  - Segmentation
- ...but basic idea for sparing is the same



Penn ESE532 Spring 2017 -- DeHon

56

## FPGAs

Penn ESE532 Spring 2017 -- DeHon

57

## Modern FPGA


- Has 10,000 to millions of LUTs
- Hundreds to thousands of
  - Memory banks
  - Multipliers
- Reconfigurable interconnect

Penn ESE532 Spring 2017 -- DeHon

58

## XC7Z020

- 6-LUTs: 53,200
- DSP Blocks: 220
  - 18x25 multiply, 48b accumulate
- Block RAMs: 140
  - 36Kb
  - Dual port
  - Up to 72b wide



Penn ESE532 Spring 2017 -- DeHon

59

## Modern FPGA

- Has 10,000 to millions of gates
- Hundreds to thousands of
  - Memory banks
  - Multipliers
- Reconfigurable interconnect
- If a few resources don't work
  - avoid them

Penn ESE532 Spring 2017 -- DeHon

60

## Granularity


- How do transistors compare between 6-LUT and 64b processor core?
  - [qualitative or ballpark]
- Yield of 6-LUTs vs. processor cores?
- Resources lots per transistor defect?

Penn ESE532 Spring 2017 -- DeHon

61

## Interconnect Defects

- Route around interconnect defects




Penn ESE532 Spring 2017 -- DeHon

62

## Defect-Level Viable with FPGAs

- Fine-grained repair
- Avoiding routing defects
  - Tolerates >20% switch defects





Penn ESE532 Spring 2017 -- DeHon

[Rubin/unpublished]

63

## Choose Your own Adventure

- **Idea:** Precompute Alternate mappings
  - Still just one bitstream



Penn ESE532 Spring 2017 -- DeHon



[Rubin, FPGA 2008]

64

## Select Alternatives at Load Time

Examine path

- Configure
- Test
  - Good: skip to next net
  - Bad: grab next path





Penn ESE532 Spring 2017 -- DeHon

65

## Loading

Examine path

- **Configure**
- Test
  - Good: skip to next net
  - Bad: grab next path



Penn ESE532 Spring 2017 -- DeHon

66

### Loading

Examine path

- Configure
- **Test**
  - Good: skip to next net
  - Bad: grab next path

67

Penn ESE532 Spring 2017 -- Bolton

### Loading

Examine path

- Configure
- **Test**
  - Good: skip to next net
  - **Bad: grab next path**

68

Penn ESE532 Spring 2017 -- Bolton

### Loading

Examine path

- **Configure**
- Test
  - Good: skip to next net
  - Bad: grab next path

69

Penn ESE532 Spring 2017 -- Bolton

### Loading

Examine path

- Configure
- **Test**
  - Good: skip to next net
  - Bad: grab next path

70

Penn ESE532 Spring 2017 -- Bolton

### Loading

Examine path

- Configure
- **Test**
  - **Good: skip to next net**
  - Bad: grab next path





71

Penn ESE532 Spring 2017 -- Bolton

## FPGAs Variation and Energy

72


Penn ESE532 Spring 2017 -- DeHon




### Variation Tolerance

- **Idea:** assign resources, post fabrication to compensate for variations
- **Opportunity:**
  - Balance fast paths and slow paths
  - Assign slow resources to non-critical paths
  - Avoid devices in uncommon tails
  - Scale voltage down more aggressively
- Fixed design limited to worst-case path
  - Must scale voltage up so path meets timing
- **Paradigm shift:** Component-specific mapping

Penn ESE532 Spring 2017 -- DeHon



## Component-Specific




- Avoid high  $V_{th}$  resource
- Allow lower supply voltage ( $V_{dd}$ ) to meet timing requirement
- Delay:  $CV/I$  and  $I$  goes as  $(V_{dd}-V_{th})^2$


Penn ESE532 Spring 2017 -- DeHon

79

## Component-Specific Assignment




- Could come out other way
  - Best mapping unique to component



Penn ESE532 Spring 2017 -- DeHon



## Knowledge Mapping and Voltage-Delay




Penn ESE532 Spring 2017 -- DeHon

[Giesen, FPGA 2017]

81

## Energy vs. Delay




Penn ESE532 Spring 2017 -- DeHon

[Giesen, FPGA 2017]

82

## Energy vs $V_{dd}$ (des)

- Nominal uses minimum size




Penn ESE532 Spring 2017 -- DeHon

[Mehta, FPGA 2012]

83

## Energy vs $V_{dd}$ (des)

- Nominal uses minimum size




Penn ESE532 Spring 2017 -- DeHon

[Mehta, FPGA 2012]

84

## Energy vs $V_{dd}$ (des)

- Nominal uses minimum size
- Delay-aware routing reduces energy margins
  1. Smaller sizes




Penn ESE532 Spring 2017 -- DeHon [Mehta, FPGA 2012]

85

## Energy vs $V_{dd}$ (des)

- Nominal uses minimum size
- Delay-aware routing reduces energy margins
  1. Smaller sizes
  2. Lower voltages




Penn ESE532 Spring 2017 -- DeHon [Mehta, FPGA 2012]

86

## Energy vs $V_{dd}$ (des)

- Nominal uses minimum size
- Delay-aware routing reduces energy margins
  1. Smaller sizes
  2. Lower voltages
  3. Less Leakage




Penn ESE532 Spring 2017 -- DeHon [Mehta, FPGA 2012]

87

## Minimum Energy vs Technology

- Delay-oblivious scales to 16nm
- Delay-aware scales to 12nm at least....
- Extend useful life of Silicon technology generation



Penn ESE532 Spring 2017 [Mehta PhD thesis 2012 (refined from FPGA 2012)]

## Big Ideas

- At small feature sizes, not viable to demand perfect fabrication of billions of transistors on a chip
- Modern ICs are like snowflakes
  - Everyone is different, changes over time
- Reconfiguration allows repair
  - Finer grain  $\rightarrow$  higher defect rates
  - Tolerate variation  $\rightarrow$  lower energy

Penn ESE532 Spring 2017 -- DeHon

89

## Admin

- Final Project Report
  - Due Friday

Penn ESE532 Spring 2017 -- DeHon

90