ESE532: System-on-a-Chip Architecture

Day 5: January 30, 2017 Dataflow Process Model

Penn

Today

- Dataflow Process Model
- Motivation
- Issues

nn ESE532 Spring 2017 -- DeHon

- Abstraction
- Recommended Approach

Message

· Parallelism can be natural

nn ESE532 Spring 2017 -- DeHon

n ESE532 Spring 2017 -- DeHon

- Discipline to avoid common pitfalls
 - Maintain determinism
 ...as much as possible
- Identify rich potential parallelism
- Abstract out implementation details
 - Admit to many implementations

3



2

4

6

- Abstraction of a processor
- Looks like each process is running on a separate processor
- · Has own state, including
 - Program Counter (PC)
 - Memory
 - Input/output
- May not actually run on processor
 Could be specialized hardware block

ESE532 Spring 2017 -- DeHon



FIFO

- First In First Out
- · Delivers inputs to outputs in order
- Data presence
 - Consumer knows when data available
- Back Pressure
 - Producer knows when at capacity
 Typically stalls
- Decouples producer and consumer
 - Hardware: maybe even different clocks

enn ESE532 Spring 2017 -- DeHon























Dataflow Abstracts Timing

- Doesn't say
 - on which cycle calculation occurs
- Does say
 - What order operations occur in
 - How data interacts
 - i.e. which inputs get mixed together
- Permits
 - Scheduling on different # and types of resources

20

- Operators with variable delay [examples?]
- Variable delay in interconnect [examples?] ESE532 Spring 2017 - DeHon

































































