

# ESE534: Computer Organization

Day 10: February 15, 2012  
Instruction Space



Penn ESE534 Spring2012 – DeHon

## Previously

- Temporally Programmable Architectures
- Spatially Programmable Architectures
- Instructions

2

## Today

- Instructions
  - Requirements
  - Taxonomy

Penn ESE534 Spring2012 – DeHon

3


## Computing Requirements (review)

Penn ESE534 Spring2012 – DeHon

4

## Instruction Control

- What needs to be controlled per ALU-memory-bank?



Penn ESE534 Spring2012 – DeHon


## Instruction Taxonomy

Penn ESE534 Spring2012 – DeHon

6

## Instructions

- Distinguishing feature of programmable architectures:
  - Instructions* -- bits which tell the device how to behave



7

Penn ESE534 Spring2012 – DeHon

## Focus on Instructions

- Instruction organization has a large effect on:
  - size or compactness of an architecture
  - realm of efficient utilization for an architecture


8

Penn ESE534 Spring2012 – DeHon

## Terminology

### • Primitive Instruction (*pinst*)

- Collection of bits that tell a single bit-processing element what to do on each cycle
- Includes:
  - select **compute** operation
  - input sources in space  
– **(interconnect)**
  - input sources in time  
– **(retiming)**




9

Penn ESE534 Spring2012 – DeHon

## Preclass

### • How big is *pinst* for preclass?


- (problem 2)



Penn ESE534 Spring2012 – DeHon

## Computational Array Model

- Collection of computing elements
  - compute operator
  - local storage/retiming
- Interconnect
- Instruction




11

Penn ESE534 Spring2012 – DeHon

## “Ideal” Instruction Control

- Issue a new instruction to every computational bit operator on every cycle



Penn ESE534 Spring2012 – DeHon

## “Ideal” Instruction Distribution

- Why don't we do this?

Penn ESE534 Spring2012 – DeHon

13

## Preclass

- How many total instruction bits?
  - (preclass 3)
- How many pins on a chip?

Penn ESE534 Spring2012 – DeHon

14

## Preclass

- How wide is instruction distribution? (F units)
- For F=32nm?

Penn ESE534 Spring2012 – DeHon

15

## “Ideal” Instruction Distribution


- **Problem:** Instruction bandwidth (and storage area) quickly dominates everything else
  - Compute Block  $\sim 256K F^2$  ( $512F \times 512F$ )
  - Instruction  $\sim 64$  bits
  - Wire Pitch  $\sim 4F$
  - Memory bit  $\sim 300F^2$

Penn ESE534 Spring2012 – DeHon

16

## Instruction Distribution

How many instructions  
Across side??



17

## Instruction Distribution




Distribute from both sides = 2x

Penn ESE534 Spring2012 – DeHon

18

## Instruction Distribution



Distribute X and Y = 2x

19

Penn ESE534 Spring2012 – DeHon

## Instruction Distribution

- Room to distribute 2 instructions across PE per metal layer ( $512F = 2 \times 64 \times 4F$ )
- Feed top and bottom (left and right) = 2x
- Two complete metal layers = 2x
- How many instructions per PE side?
- $\Rightarrow 8$  instructions / PE Side

20

Penn ESE534 Spring2012 – DeHon

## Instruction Distribution

- Maximum of 8 instructions per PE side
- When saturate wire channels?
- Saturate wire channels at  $8 \times \sqrt{N} = N$
- What N?
- $\Rightarrow$  at 64 PE
  - beyond this:
    - instruction distribution dominates area

21

Penn ESE534 Spring2012 – DeHon

## Instruction Distribution

- Perimeter =  $4 \times 2\sqrt{N} \leq N$
- Saturate wire channels at  $8 \times \sqrt{N} = N$
- $\Rightarrow$  at 64 PE
  - beyond this:
    - instruction distribution dominates area
- Instruction consumption goes with area
- Instruction bandwidth goes with perimeter

22

Penn ESE534 Spring2012 – DeHon

## Instruction Distribution

- Beyond 64 PE, instruction bandwidth dictates PE size

How PE<sub>area</sub> grow? 
$$\frac{\sqrt{PE_{area}} \times 4 \times \sqrt{N}}{(64 \times 4F)} = N$$

$$PE_{area} = 4KF^2 \times N$$

- As we build larger arrays  
 $\Rightarrow$  processing elements become less dense

23

Penn ESE534 Spring2012 – DeHon

## Avoid Instruction BW Saturation?

- How might we avoid this?

24

Penn ESE534 Spring2012 – DeHon

## Instruction Memory Requirements

- **Idea:** put instruction memory in array
- **Problem:** Instruction memory can quickly dominate area, too
  - Memory Area =  $64 \times 300F^2/\text{instruction}$
  - $\text{PE}_{\text{area}} = 256K F^2 + (\text{Instructions}) \times 20K F^2$

When instruction memory dominate?

25

Penn ESE534 Spring2012 – DeHon

## Instruction Pragmatics

- Instruction requirements *could* dominate array size.
- Standard architecture trick:
  - Look for **structure** to exploit in “typical computations”

26

Penn ESE534 Spring2012 – DeHon

## Typical Structure?


- What structure do we usually expect?

27

Penn ESE534 Spring2012 – DeHon


## One Extreme

- SIMD (Single Instruction Multiple Data)
  - e.g. microprocessors, GPUs
  - Instruction/cycle
  - share instruction across array of PEs
  - uniform operation in space
  - operation variance in time



Penn ESE534 Spring2012 – DeHon

## SIMD




29

Penn ESE534 Spring2012 – DeHon

## Another Extreme

- FPGA (Field-Programmable Gate Array)
  - Instruction/PE
  - assume temporal locality of instructions (same)
  - operation variance in space
  - uniform operations in time




30

Penn ESE534 Spring2012 – DeHon

## Spatially Programmable

### Network with Configuration




Penn ESE534 Spring2012 – DeHon

31

## VLIW

- VLIW = Very Long Instruction Word
  - Few *pinsts/cycle*
  - Share instruction across  $w$  bits



Penn ESE534 Spring2012 – DeHon

32


## Architectural Differences

- What differentiates a VLIW from a multicore?
  - E.g.
    - 4-issue VLIW vs.
    - 4 single-issue processors

33

## Architectural Differences


- What differentiates a VLIW from a multicore?



Penn ESE534 Spring2012 – DeHon

34

## SIMD, Spatial, VLIW, Multicore



Penn ESE534 Spring2012 – DeHon

35

## Basis Vectors

- In practice, mix together:
  - E.g. Modern Multicore
    - MIMD (multiple cores, one PC per core)
    - VLIW within core (superscalar, multiple pinst issue from each core)
    - Word-wide SIMD for Integer operations
      - Perhaps even with explicit SIMD operations

Penn ESE534 Spring2012 – DeHon

36

## Placing Architectures

- What programmable architectures (organizations) are you familiar with?

Penn ESE534 Spring2012 – DeHon

37

## Gross Parameters

- Instruction sharing width
  - SIMD width
  - granularity
- Instruction depth
  - Instructions stored locally per compute element
- pinsts per control thread
  - *E.g.* VLIW width

Penn ESE534 Spring2012 – DeHon

38

## Architecture Taxonomy

PCs	pinsts/PC	depth	width	Architecture
0	N	1	1	FPGA
1	N (48,640)	8	1	Tabula ABAX (A1EC04)
1	1	1024	32	Scalar Processor (RISC)
1	N	D	W	VLIW (superscalar)
1	1	Small	W*N	SIMD, GPU, Vector
N	1	D	W	MIMD
16	1 (4?)	2048	64	16-core

Penn ESE534 Spring 2010 – DeHon

39

## Instruction Message

- Architectures fall out of:
  - general model too expensive
  - structure exists in common problems
  - exploit structure to reduce resource requirements
- Architectures can be viewed in a unified design space

Penn ESE534 Spring2012 – DeHon

40

## Admin

- Reading on blackboard
- HW5
  - Problem 1 due Monday
    - Should be able to do all of Problem 1 now
    - Day11/Monday relevant to Problem 2
- Class Monday
- No class next Wednesday

Penn ESE534 Spring2012 – DeHon

41

## Big Ideas

- Basic elements of a programmable computation
  - Compute
  - Interconnect
    - (space and time, outside system [IO])
  - Instructions
- Instruction resources can be significant
  - dominant/limiting resource

Penn ESE534 Spring2012 – DeHon

42