

## ESE534: Computer Organization

Day 13: February 29, 2012  
Compute 2:  
Cascades, ALUs, PLAs



Penn ESE534 Spring2012 – DeHon

## Last Time

- LUTs
  - area
  - structure
  - big LUTs vs. small LUTs with interconnect
  - design space
  - optimization

2

## Today

- ALUs
- Cascades
- PLAs

Penn ESE534 Spring2012 – DeHon


3

## Last Time

- Larger LUTs
  - Less interconnect delay
- + General: Larger compute blocks
  - Minimize interconnect crossings
- Large LUTs
  - Not efficient for typical logic structure

Penn ESE534 Spring2012 – DeHon

4



## Preclass

- How does addition delay compare between ALU-based and LUT-based architectures?
- What is the source of the advantage?

Penn ESE534 Spring2012 – DeHon

5

## Preclass


- Advantages of ALU bitslice compute block over LUT?
- Disadvantages?

Penn ESE534 Spring2012 – DeHon

6

## Implications from LUT-size study


- ALU has more restricted logic functions
  - Will require more blocks



Penn ESE534 Spring2012 – DeHon

## Structure in subgraphs


- Small LUTs capture structure
- What structure does a small-LUT-mapped netlist have?



Penn ESE534 Spring2012 – DeHon


## Structure

- LUT sequences ubiquitous




Penn ESE534 Spring2012 – DeHon

## Hardwired Logic Blocks



Penn ESE534 Spring2012 – DeHon

## Hardwired Logic Blocks




Penn ESE534 Spring2012 – DeHon

11

## Delay Model


- Tcascade = T(3LUT) + 2T(mux)
- Don't pay
  - General interconnect
  - Full 4-LUT delay

Penn ESE534 Spring2012 – DeHon



12

## Options



13

Penn ESE534 Spring2012 – DeHon

## Chung & Rose Study

- Which most help:
  - Ripple adder?
  - Associative reduce tree?
  - Multiplier?




Figure 8: Delay Study HLB Topologies

[Chung & Rose, DAC '92]

14

Penn ESE534 Spring2012 – DeHon

## Chung & Rose Study




Figure 8: Delay Study HLB Topologies

Logic Block	$\overline{N_R}$	% decr in $\overline{N_R}$	$D_{tot}$ (ns)	% decr in $D_{tot}$
K4	5.4	0	30	0
L2-2	4.2	22	26	13
L2-3	3.4	37	22	27
L2-4	3.1	43	21	30
L2-5	3.0	44	21	30
L2-3.2	4.0	26	26	17
L2-3.3	3.0	44	21	30
L3-4.3	3.1	43	21	30
L3-5.2.2	3.1	43	21	30
L3-5.3	3.0	44	21	30
L3-5.4	2.9	46	20	33
L3-6.4	2.8	48	20	33

Table 3: Delay Performance of Different HLBs

Penn ESE534 Spring2012 – DeHon

[Chung & Rose, DAC '92]

15

## Cascade LUT Mappings

Logic Block	$\overline{N_R}$	% decr in $\overline{N_R}$	$D_{tot}$ (ns)	% decr in $D_{tot}$
K4	5.4	0	30	0
L2-2	4.2	22	26	13
L2-3	3.4	37	22	27
L2-4	3.1	43	21	30
L2-5	3.0	44	21	30
L2-3.2	4.0	26	25	17
L2-3.3	3.0	44	21	30
L3-4.3	3.1	43	21	30
L3-5.2.2	3.1	43	21	30
L3-5.3	3.0	44	21	30
L3-5.4.2	3.1	43	21	30
L3-5.5	3.0	44	21	30
L3-5.6	2.9	46	20	33
L3-6.4	2.8	48	20	33

Table 3: Delay Performance of Different HLBs


[Chung & Rose, DAC '92]

Penn ESE534 Spring2012 – DeHon


16

## Energy Impact?

- What's the likely energy impact?



XC4003A data from Eric Kusse (UCB MS 1997)




[Virtex II, Shang et al., FPGA 2002]

Penn ESE534 Spring2012 – DeHon

17

## ALU vs. Cascaded LUT?




Penn ESE534 Spring2012 – DeHon

18


## Datapath Cascade

- ALU/LUT (datapath) Cascade
  - Long “serial” path w/out general interconnect
  - Pay only Tmux and nearest-neighbor interconnect



Penn ESE534 Spring2012 – DeHon


## 4-LUT Cascade ALU



20

## ALU vs. LUT ?

- ALU
  - Only subset of ops available
  - Denser coding for those ops
  - Smaller
  - ...but **interconnect area dominates**
  - [Datapath width orthogonal to function]




21

Penn ESE534 Spring2012 – DeHon

## Accelerating LUT Cascade?

- Know can compute addition in  $O(\log(N))$  time
- **Can we do better than  $N \times \text{Tmux}$  for LUT cascade?**
- Can we compute LUT cascade in  $O(\log(N))$  time?
- Can we compute mux cascade using parallel prefix?




- Can we make mux cascade associative?

22

Penn ESE534 Spring2012 – DeHon

## Parallel Prefix Mux cascade

- **How can mux transform  $S \rightarrow \text{mux-out}$ ?**
  - $A=0, B=0 \rightarrow \text{mux-out}=0$
  - $A=1, B=1 \rightarrow \text{mux-out}=1$
  - $A=0, B=1 \rightarrow \text{mux-out}=S$
  - $A=1, B=0 \rightarrow \text{mux-out}=/S$




23

Penn ESE534 Spring2012 – DeHon

## Parallel Prefix Mux cascade

- How can mux transform  $S \rightarrow \text{mux-out}$ ?
  - $A=0, B=0 \rightarrow \text{mux-out}=0$  Stop = S
  - $A=1, B=1 \rightarrow \text{mux-out}=1$  Generate = G
  - $A=0, B=1 \rightarrow \text{mux-out}=S$  Buffer = B
  - $A=1, B=0 \rightarrow \text{mux-out}=/S$  Invert = I




24

Penn ESE534 Spring2012 – DeHon

## Parallel Prefix Mux cascade

- How can 2 muxes transform input?
- Can I compute 2-mux transforms from 1 mux transforms?



25

Penn ESE534 Spring2012 – DeHon

## Two-mux transforms

- |        |        |        |        |
|--------|--------|--------|--------|
| • SS→S | • GS→S | • BS→S | • IS→S |
| • SG→G | • GG→G | • BG→G | • IG→G |
| • SB→S | • GB→G | • BB→B | • IB→I |
| • SI→G | • GI→S | • BI→I | • II→B |

26

Penn ESE534 Spring2012 – DeHon


## Generalizing mux-cascade

- How can N muxes transform the input?
- Is mux transform composition associative?

27

Penn ESE534 Spring2012 – DeHon

## Parallel Prefix Mux-cascade




28

Penn ESE534 Spring2012 – DeHon

## LUT Cascade Implications

- We can compute **any** LUT cascade in logarithmic time
  - Not just addition carry cascade
  - Can be different functions in each LUT
    - Not demand SIMD op



29

Penn ESE534 S

## “ALU”s Unpacked

Traditional/Datapath ALUs combine 3 ideas

1. SIMD/Datapath Control
  - Architecture variable w
2. Long Cascade
  - Typically also w, but can shorter/longer
  - Amenable to parallel prefix implementation in O( $\log(w)$ ) time w/ O(w) space
3. Restricted function
  - Reduces instruction bits
  - Reduces expressiveness

30

Penn ESE534 Spring2012 – DeHon


## Commercial Devices

31

Penn ESE534 Spring2012 – DeHon

## Virtex 6 & 7 Carry

- Prop=A xor B
- Otherwise
  - Generate
  - Squash
- Sum A xor B xor C




32

Penn ESE534 Spring2012 – DeHon

## Virtex 6

- V7 similar



Penn ESE534 Spring2012 – DeHon

## Programmable Array Logic (PLAs)

34

## PLA

- Directly implement flat (two-level) logic  
 $-O=a*b*c*d + !a*b!*d + b!*c*d$
- Exploit substrate properties allow wired-OR

35

Penn ESE534 Spring2012 – DeHon

## Wired-or

- Connect series of inputs to wire
- Any of the inputs can drive the wire high




36

Penn ESE534 Spring2012 – DeHon

## Wired-or

- Implementation with Transistors




37

Penn ESE534 Spring2012 – DeHon

## Programmable Wired-or

- Use some memory function to programmable connect (disconnect) wires to OR


- Fuse:



Penn ESE534 Spring2012 – DeHon

## Programmable Wired-or

- Gate-memory model




39

Penn ESE534 Spring2012 – DeHon

## Diagram Wired-or

Inputs




40

Penn ESE534 Spring2012 – DeHon

## Wired-or array

- Build into array

- Compute many different **or** functions from set of inputs




Penn ESE534 Spring2012 – DeHon

41

## Preclass 6


- What function (MSP) ?



Penn ESE534 Spring2012 – DeHon

## Combined or-arrays to PLA

- Combine two or (**nor**) arrays to produce PLA (**and-or** array)




Penn ESE534 Spring2012 – DeHon

43

## PLA


- Can implement each **and** on single line in first array
- Can implement each **or** on single line in second array



Penn ESE534 Spring2012 – DeHon

## PLA

- Efficiency questions:
  - Each **and/or** is linear in total number of *potential* inputs (not actual)
  - How many product terms between arrays?



Penn ESE534 Spring2012 – DeHon

46

## Preclass 5

- How many product terms in  $S[w]$  in MSP?

## Carries

- $C[1]=A[0]*B[0]$   
–  $P[1]=1$
- $C[2]=A[1]*B[1]+C[1]*A[1]+C[1]*B[1]$   
–  $P[2]=1+2*P[1]=3$
- $C[3]=A[2]*B[2]+C[2]*A[2]+C[2]*B[2]$   
–  $P[3]=1+2*P[2]=7$
- $P[4]=15, P[5]=31, P[6]=63$
- $P[w]=2^w-1$

Penn ESE534 Spring2012 – DeHon

47

## Sum

- $S[w]=A[w] \text{ xor } B[w] \text{ xor } C[w]$
- $S[w]=(A[w]*B[w]+A[w]*/B[w])*C[w]$   
 $+/(A[w]*B[w]+A[w]*/B[w])/C[w]$
- Product terms =  
 $2*P[w]+2*P[w]/C[w]$

Penn ESE534 Spring2012 – DeHon

48

## S[2] in MSP

```
a2*/a0*/b2*/b1+
/a2*/a0*b2*/b1+
a2*/a1*/a0*/b2+
/a2*a1*a0*b2+
a2*/b2*/b1*/b0+
/a2*b2*/b1*/b0+
a2*/a2*/b2*/b0+
/a2*a1*b2*/b0+
/a2*a0*/b2*b1*b0+
/a2*a1*a0*/b2*b0+
a2*a0*b2*b1*b0+
a2*a1*a0*b2*b0+
a2*/a1*/b2*/b1+
/a2*a1*b2*/b1+
/a2*a1*/b2*b1
```

49

Penn ESE534 Spring2012 – DeHon

## PLA Product Terms

- Can be exponential in number of inputs
- E.g. n-input **xor** (parity function)
  - When flatten to two-level logic, requires exponential product terms
  - $a^*b^*!c + !a^*b^*c + a^*b^*c + a^*b^*c$
- ...and additions, as we just saw...

50

Penn ESE534 Spring2012 – DeHon

## PLAs

- Fast Implementations for large ANDs or ORs
- Number of P-terms **can be** exponential in number of input bits
  - most complicated functions
  - not exponential for many functions
- Can use arrays of small PLAs
  - to exploit structure
  - like we saw arrays of small memories last time

51


Penn ESE534 Spring2012 – DeHon

## PLAs vs. LUTs?

- Look at Inputs, Outputs, P-Terms
  - minimum area (one study, see paper)
  - K=10, N=12, M=3
- A(PLA 10,12,3) comparable to 4-LUT?
  - 80-130%?
  - 300% on ECC (structure LUT can exploit)
- Delay?
  - Claim 40% fewer logic levels (4-LUT)
    - (general interconnect crossings)
    - Not comparing to hardwired cascades

[Kouloheris & El Gamal/CICC'92] 52


## PLA



53


Penn ESE534 Spring2012 – DeHon

## PLA and Memory




Penn ESE534 Spring2012 – DeHon

## PLA and PAL




Penn ESE534 Spring2012 – DeHon

## Conventional/Commercial FPGA



Penn ESE534 Spring2012 – DeHon

## Conventional/Commercial FPGA



Altera 9K (from databook)

Like PAL

57

## Admin

- HW6.1-2 due Friday
- Spring Break next week
- Reading for Monday after break on web
- HW6.3-4 on Wed. after break

58

## Big Ideas [MSB Ideas]

- Programmable Interconnect allows us to exploit structure in logic
  - want to match to application structure
  - Prog. interconnect delay expensive
- Hardwired Cascades
  - key technique to reducing delay in programmables (both ALUs and LUTs)
- PLAs
  - canonical two level structure
  - hardwire portions to get Memories, PALs

Penn ESE534 Spring2012 – DeHon 59