

## ESE534: Computer Organization


Day 14: March 12, 2012  
Empirical Comparisons



Penn ESE534 Spring2012 – DeHon

### Previously

- Instruction Space Modeling



Penn ESE534 Spring2012 – DeHon

### Before Break

- Programmable compute blocks
  - LUTs, ALUs, PLAs
  - ...still working on PLA assignment

Penn ESE534 Spring2012 – DeHon

### Today

- What if we just built a completely custom circuit?
- What cost are we paying for programmability?
- Can we afford to build completely custom circuits?
  - Can we afford not to?

Penn ESE534 Spring2012 – DeHon

### Today

- Empirical Data
  - Custom
    - Gate Array
    - Std. Cell (ASIC)
    - Full
  - FPGAs
  - Processors
  - Tasks

Penn ESE534 Spring2012 – DeHon

### Preclass 1

- How big?
  - 2-LUT?
  - 2-LUT w/ Flip-flop?
  - 2-LUT w/ 4 input sources?
  - 2-LUT w/ 1024 input sources?

Penn ESE534 Spring2012 – DeHon

## Empirical Comparisons

Penn ESE534 Spring2012 – DeHon


### Empirical

- Ground modeling in some concretes
- Start sorting out
  - custom vs. configurable
  - spatial configurable vs. temporal

Penn ESE534 Spring2012 – DeHon


## Full Custom

- Get to define all layers
- Use any geometry you like
- Only rules are process design rules
- ESE570




Penn ESE534 Spring2012 – DeHon

## Standard Cell Area



Penn ESE534 Spring2012 – DeHon


## Standard Cell Area



Identify the full custom and standard cell regions on 386DX die  
<http://microscope.fsu.edu/chipshots/intel/386dxlarge.html>

Penn ESE534 Spring2012 – DeHon

## Standard Cell Area




What freedom have we removed? Impact?

Penn ESE534 Spring2012 – DeHon

## MPGA

- Metal Programmable Gate Array
  - Resurrected as “Structured ASICs”
- Gates pre-placed (poly, diffusion)
- Only get to define metal connections
  - Cheap (low NRE)
    - only have to pay for metal mask(s)




[Wu&Tsai/ISPD2004p103]

Penn ESE534 Spring2012 – DeHon

## Structured ASIC: eASIC

- 2011
- 45nm
- 1.4M LUTs
- 500MHz?




<http://www.easic.com/wp-content/uploads/2011/02/eASIC-Nextreme-2T-Product-Brief.pdf>

Penn ESE534 Spring2012 – DeHon

eASIC®

## Structured ASIC

- Maybe think about it as an FPGA with vias instead of configurable switches?
- **Ratio of SRAM to via design?**



Penn ESE534 Spring2012 – DeHon

## What do we expect?

- Comparing density/delay/energy
  - Full custom
  - Standard Cell (ASIC)
  - MPGA / Structured ASIC
  - FPGA
  - Processor

Penn ESE534 Spring2012 – DeHon

## Why it isn't trivial?

- Different logic forms
- Interconnect
- Logic Balance
- Mix of Requirements


Penn ESE534 Spring2012 – DeHon

## MPGA/SA vs. Custom?

- AMI CICC'83
  - MPGA 1.0
  - Std-Cell 0.7
  - Custom 0.5
- AMI CICC'04
  - Custom 0.6 (DSP)
  - Custom 0.8 (DPath)
- Toshiba DSP
  - Custom 0.3
- Mosaid RAM
  - Custom 0.2
- GE CICC'86
  - MPGA 1.0
  - Std-Cell 0.4--0.7
    - FF/counter 0.7
    - FullAdder 0.4
    - RAM 0.2

Penn ESE534 Spring2012 – DeHon


## Metal Programmable Gate Arrays



Penn ESE534 Spring2012 – DeHon

## MPGAs


- Modern -- “Sea of Gates”
- yield 35--70%
- maybe  $5k\lambda^2/\text{gate} = 1.25F^2/\text{gate}$  ?  
– (quite a bit of variance)



Penn ESE534 Spring2012 – DeHon


## Conventional FPGA Tile

K-LUT (typical k=4)  
w/ optional  
output Flip-Flop



Penn ESE534 Spring2012 – DeHon

## Toronto FPGA Model



Penn ESE534 Spring2012 – DeHon

## FPGA Table

Year	Design	Organization	Max	$\lambda$	$\lambda^2$ area	cycle
1986	Xilinx 2K	CLB (4-LUT)	100	$1\mu$	500K	20 ns
1988	Xilinx 3K	CLB ( $2 \times 4$ -LUT)	320	$0.6\mu$	1.3M	13 ns
1992	Xilinx 4K	CLB ( $2 \times 4$ -LUT +)	1024	$0.6\mu$	1.25M	7 ns
1995	Xilinx 5K	CLB ( $4 \times 4$ -LUTs)	484	$0.3\mu$	2.25M	6 ns
1995	Altera 8K	LE (4-LUT)	1296	$0.3\mu$	920K	7.5 ns
1995	ORCA 2C	PLC ( $4 \times 4$ -LUT)	900	$0.3\mu$	4.3M	7 ns
1998	HSRA	BLB (5-LUT/ $2 \times 4$ -LUT ?)	–	$0.2\mu$	2M	4 ns
	Model	4-LUT	2K	–	800K	–
	Model	4-LUT	16K	–	1M	–

Penn ESE534 Spring2012 – DeHon


## (semi) Modern FPGAs

- APEX 20K1500E
  - 52K LEs
  - $0.18\mu\text{m}$
  - $24\text{mm} \times 22\text{mm}$
  - $1.25M\lambda^2/\text{LE}$
  - $1.5M\lambda^2/4\text{-LUT}$
  - $(\sim 375KF^2/4\text{-LUT})$
- XC2V1000
  - $10.44\text{mm} \times 9.90\text{mm}$   
[source: Chipworks]
  - $0.15\mu\text{m}$
  - 11,520 4-LUTs

[Both also have RAM in cited area]


Penn ESE534 Spring2012 – DeHon

## How many gates? (Prelcass 2)




Penn ESE534 Spring2012 – DeHon

## “gates” in 2-LUT



Penn ESE534 Spring2012 – DeHon


## Now how many?



Penn ESE534 Spring2012 – DeHon


Which gives:  
More usable gates?

More gates/unit area?



Penn ESE534 Spring2012 – DeHon

## Gates Required?



Depth=3, Depth=2048?

Penn ESE534 Spring2012 – DeHon

## Gate metric for FPGAs?

- Day11: several components for computations
  - compute element
  - interconnect:
    - space
    - time
  - instructions
- Not all applications need in same **balance**
- Assigning a single “capacity” number to device is an oversimplification

Penn ESE534 Spring2012 – DeHon

## MPGA vs. FPGA

- MPGA (SOG GA)
  - $5K\lambda^2/\text{gate}$
  - 35-70% usable (50%)
  - $7-17K\lambda^2/\text{gate net}$



- Ratio: 2-10 (5)

Adding ~2x Custom/MPGA,  
Custom/FPGA ~10x

Penn ESE534 Spring2012 – DeHon

### Xilinx XC4K

- $1.25M\lambda^2/\text{CLB}$
- 17-48 gates (26?)
- $26-73K\lambda^2/\text{gate net}$



<http://www.easic.com/high-speed-transceivers-low-cost-power-fpga-nre-asic-45nm-easic-nextreme-2/easic-nextreme-2-look-up-table-lut-architecture/>

Penn ESE534 Spring2012 – DeHon

## FPGA vs. Structure ASIC

- |                  |                        |
|------------------|------------------------|
| • Virtex 6       | • eASIC                |
| • 40nm           | • 45nm                 |
| • 470K 6-LUTs    | • 580K eCells          |
| • Largest device | • Probably smaller die |

<http://www.easic.com/high-speed-transceivers-low-cost-power-fpga-nre-asic-45nm-easic-nextreme-2/easic-nextreme-2-look-up-table-lut-architecture/>

Penn ESE534 Spring2012 – DeHon

TABLE II  
AREA RATIO (FPGA/ASIC)

## FPGA vs. Std Cell

- 90nm
- FPGA: Stratix II
- STMicro CMOS090
  - Standard Cell
    - Full custom layout
    - ...but by tool

Name	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	33			
rs-encoder	32			
cordic18	19			
cordic8	25			
des.area	42			
des.perf	17			
fir.restruct	28			
mac1	43			
fir24	47			
fir3	45	17		
diffeq	41	12		
diffeq2	39	14		
molecular	47	36		
rs.decoder1	54	58		
rs.decoder2	41	37		
atm			70	
aes			24	
aes.inv			19	
ethernet			34	
serialproc			36	
fir24				9.5
pipe5proc				23
raytracer				26
Geomean	35	25	33	18

[Kuon/Rose TRCADv26n2p203--215 2007]

Penn ESE534 Spring2012 – DeHon

## MPGA vs. FPGA (Delay)

- |                                    |                   |
|------------------------------------|-------------------|
| • MPGA (SOG GA)                    | • Xilinx XC4K     |
| $\lambda=0.6\mu$                   | $\lambda=0.6\mu$  |
| $\tau_{gd} \sim 1ns$               | 1-7 gates in 7ns  |
|                                    | 2-3 gates typical |
| • Ratio: 1-7 (2.5)                 |                   |
| – Altera claiming 2x               |                   |
| • For their Structured ASIC [2007] |                   |
| – LSI claiming 3x                  |                   |
| • 2005                             |                   |

Penn ESE534 Spring2012 – DeHon

TABLE IV  
CRITICAL-PATH-DELAY RATIO (FPGA/ASIC)—FASTEST SPEED G

Name	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	5.0			
rs-encoder	3.8			
cordic18	3.7			
cordic8	1.9			
des.area	2.0			
des.perf	3.1			
fir.restruct	3.0			
mac1	3.8			
fir24	4.4			
fir3	3.9	3.5		
diffeq	4.0	4.1		
diffeq2	3.9	4.0		
molecular	4.6	4.7		
rs.decoder1	2.5	2.9		
rs.decoder2	2.2	2.4		
atm			2.9	
aes			3.8	
aes.inv			4.3	
ethernet			4.3	
serialproc			2.8	
fir24				2.6
pipe5proc				2.9
raytracer				3.5
Geomean	3.4	3.5	3.5	3.0

[Kuon/Rose TRCADv26n2p203--215 2007]

Penn ESE534 Spring2012 – DeHon

## FPGA vs. Std Cell Energy

- 90nm
- FPGA: Stratix II
- STMicro CMOS090
- eASIC (MPGA) claim
  - 20% of FPGA power
  - (best case)

[Kuon/Rose TRCADv26n2p203–215 2007]

Penn ESE534 Spring2012 – DeHon

TABLE VI DYNAMIC POWER CONSUMPTION RATIO (FPGA/ASIC)					
Name	Method	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	Sim	26			
rs.decoder	Sim	52			
condic18	Const	6.3			
cordic8	Const	5.7			
des.area	Const	27			
des.perf	Const	9.3			
fir_restruct	Const	9.6			
matmult	Const	19			
aes192	Sim	12			
fir3	Const	12	7.5		
diffreq	Const	15	12		
diffreq2	Const	16	12		
molecular	Const	15	16		
rs.decoder1	Const	13	16		
rs.decoder2	Const	11	11		
atm	Const		15		
aes	Sim		13		
aes.inv	Sim		12		
ethernet	Const		16		
serialproc	Const		16		
fir24	Const		5.3		
pipe5proc	Const		8.2		
raytracer	Const		8.3		
Geomean		14	12	14	7.1

## Processors vs. FPGAs

Penn ESE534 Spring2012 – DeHon

## Processors and FPGAs

**Metric:**  $\frac{4 \text{ input gate-evaluations}}{\lambda^2 \cdot s}$

$$\text{Processor: } \frac{2 \times N_{ALU} \times w_{ALU}}{A_{proc} \times t_{cycle}} \quad \text{FPGA: } \frac{N_{4LUT}}{A_{array} \times t_{cycle}}$$

Penn ESE534 Spring2012 – DeHon

## Component Example

- Single die in 0.35μm
 

XC4085XL-09	3,136 CLBs	4.6ns
<b>682 Bit Ops/ns</b>		
Alpha 1996	2x64b ALUs	2.3ns
<b>55.7 Bit Ops/ns</b>		

[1 “bit op” = 2 gate evaluations]

Penn ESE534 Spring2012 – DeHon

## Processors and FPGAs

Year	Design	Organization	$\lambda$	$\lambda^2$ area	cycle	$\frac{gates}{\lambda^2 s}$
Microprocessors						
1984	MIPS	1 × 32	1.5μ	15M	250ns	17
1987	MIPS-X	1 × 32	1.0μ	68M	50ns	19
1994	MIPS	1 × 32	0.28μ	1.7G	2ns	19
1992	Alpha	1 × 64	0.38μ	1.7G	5ns	15
1995	Alpha	2 × 64	0.25μ	4.8G	3.3ns	18
1996	Alpha	2 × 64	0.18μ	6.8G	2.3ns	17
Reconfigurable ALUs						
1992	PADDI	8 × 16	0.6μ	126M	40ns	50
1995	PADDI-2	48 × 16	0.5μ	515M	20ns	150
FPGAs						
1986	Xilinx 2K	1 CLB (4 LUT)	1.0μ	500K	20ns	100
1988	Xilinx 3K	64 CLBs (2 4-LUT)	0.6μ	83M	13ns	120
1992	Xilinx 4K	49 CLBs (2 4-LUT)	0.6μ	61M	7ns	230
1995	Xilinx 5K	49 CLBs (4 4-LUT)	0.3μ	110M	6ns	290

Penn ESE534 Spring2012 – DeHon

## Raw Density Summary

- Area
  - MPGA 2-3x Custom
  - FPGA 5x MPGA
  - FPGA:std-cell custom ~ 15-30x
- Area-Time
  - Gate Array 6-10x Custom
  - FPGA 15-20x Gate Array
    - FPGA:std-cell custom ~ 100x
  - Processor 10x FPGA

Penn ESE534 Spring2012 – DeHon

## Raw Density Caveats

- Processor/FPGA may solve more specialized problem
- Problems have different resource balance requirements
  - ...can lead to low yield of raw density

Penn ESE534 Spring2012 – DeHon

## Task Comparisons

Penn ESE534 Spring2012 – DeHon

## Broadening Picture

- Compare larger computations
- For comparison
  - throughput density metric: results/area-time
    - normalize out area-time point selection
    - high throughput density
      - most in fixed area
      - least area to satisfy fixed throughput target

Penn ESE534 Spring2012 – DeHon

## Multiply

Architecture	Feature Size ( $\lambda$ )	Area and Time	$16 \times 16$	
			mpy	$\frac{\text{mpy}}{\lambda^2}$
Custom $16 \times 16$	0.63/ $\mu\text{m}$	$2.6M\lambda^2$ , 40 ns	9.6	
Custom $8 \times 8$	0.80/ $\mu\text{m}$	$3.3M\lambda^2$ , 4.3 ns		
Gate-Array $16 \times 16$	0.75/ $\mu\text{m}$	$26M\lambda^2$ , 30ns	1.3	
FPGA (XC4K)	0.60/ $\mu\text{m}$	1.25M $\lambda^2$ /CLB 316 CLBs, 26 ns 84 CLBs, 40 ns 220 CLBs, 12.1 ns 22 CLBs, 25 ns	0.097	
16b DSP	0.65/ $\mu\text{m}$	$350M\lambda^2$ , 50 ns	0.057	
RISC (no multiplier)	0.75/ $\mu\text{m}$	125M $\lambda^2$ , 66 ns/cycle two 16b operands - 44 cycles 16b constant - 7 cycles one 8b operand - 24 cycles 8b constant - 4 cycles	0.0028	

Penn ESE534 Spring2012 – DeHon

## Preclass 4

- Efficiency of  $8 \times 8$  multiply on  $16 \times 16$  multiplier?

Penn ESE534 Spring2012 – DeHon

## Multiply

Architecture	Feature Size ( $\lambda$ )	Area and Time	$16 \times 16$		$8 \times 8$	
			mpy	$\frac{\text{mpy}}{\lambda^2}$	mpy	$\frac{\text{mpy}}{\lambda^2}$
Custom $16 \times 16$	0.63/ $\mu\text{m}$	$2.6M\lambda^2$ , 40 ns	9.6	9.6	9.6	9.6
Custom $8 \times 8$	0.80/ $\mu\text{m}$	$3.3M\lambda^2$ , 4.3 ns			70	70
Gate-Array $16 \times 16$	0.75/ $\mu\text{m}$	$26M\lambda^2$ , 30ns	1.3	1.3	1.3	1.3
FPGA (XC4K)	0.60/ $\mu\text{m}$	1.25M $\lambda^2$ /CLB 316 CLBs, 26 ns 84 CLBs, 40 ns 220 CLBs, 12.1 ns 22 CLBs, 25 ns	0.097	0.24	0.30	1.5
16b DSP	0.65/ $\mu\text{m}$	$350M\lambda^2$ , 50 ns	0.057	0.057	0.057	0.057
RISC (no multiplier)	0.75/ $\mu\text{m}$	125M $\lambda^2$ , 66 ns/cycle two 16b operands - 44 cycles 16b constant - 7 cycles one 8b operand - 24 cycles 8b constant - 4 cycles	0.0028	0.017	0.0051	0.030

Penn ESE534 Spring2012 – DeHon

## Example: FIR Filtering

	Architecture	Feature Size ( $\lambda$ )	$\frac{TAPs}{\lambda^2 s}$
Application metric: TAPs = filter taps multiply accumulate	32b RISC	$0.75\mu m$	0.020
	16b DSP	$0.65\mu m$	0.057
	32b RISC/DSP	$0.25\mu m$	0.021
	64b RISC	$0.18\mu m$	0.064
	FPGA (XC4K)	$0.60\mu m$	1.9
	(Altera 8K)	$0.30\mu m$	3.6
	Full Custom	$0.75\mu m$	3.6
		$0.60\mu m$	3.5
		$0.75\mu m$	2.4
	(fixed coefficient) (n.b. 16b samples)	$0.60\mu m$	56

Penn ESE534 Spring2012 – DeHon

## Mixed Designs

- Modern FPGAs include hardwired multipliers (Virtex 25x18)

Table 1: Virtex-6 FPGA Feature Summary by Device

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices <sup>(1)</sup>	Block RAM Blocks
		Slices <sup>(1)</sup>	Max Distributed RAM (KB)		
XC6VLX75T	74,496	11,640	1,045	298	312 156 5,616
XC6VLX130T	128,000	20,000	1,740	480	528 264 9,504
XC6VLX195T	199,680	31,200	3,040	640	688 344 12,384
XC6VLX240T	241,152	37,680	3,650	768	832 416 14,976
XC6VLX365T	364,032	56,880	4,130	1,190	1,190 576 416 14,976
XC6VLX550T	549,888	85,920	6,200	864	1,284 632 22,752
XC6VLX760	758,784	118,560	8,280	864	1,440 720 25,920
XC6VSX315T	314,880	49,200	5,090	1,344	1,408 704 25,344
XC6VSX475T	476,160	74,400	7,640	2,016	2,128 1,064 38,304

Penn ESE534 Spring2012 – DeHon <http://www.xilinx.com/products/silicon-devices/fpga/virtex-6/index.htm>

## FPGA vs. Std Cell (revisit)

- 90nm
- FPGA: Stratix II
- STMicro CMOS090


TABLE II  
AREA RATIO (FPGA/ASIC)

Name	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	33			
rs.decoder	32			
config18	19			
cordic8	25			
des.area	42			
des.perf	17			
fir.restrict	28			
mac1	43			
ace92	47			
fir3	45	17		
diffeq	41	12		
diffeq2	39	14		
molecular	47	36		
rs.decoder1	54	58		
rs.decoder2	41	37		
atm			70	
aes			24	
aes.inv			19	
ethernet			34	
serialproc			36	
fir24				9.5
pipe5proc				23
raytracer				26
Geomean	35	25	33	18

[Kuon/Rose TRCADv26n2p203–215 2007]

Penn ESE534 Spring2012 – DeHon

## Energy



[Abnous et al., *The Application of Programmable DSPs in Mobile Communications*, Wiley, 2002, pp. 327-360 ]

## FPGA vs. Std Cell Energy (revisit)

- 90nm
- FPGA: Stratix II
- STMicro CMOS090

Name	Method	Logic Only	Logic & DSP	Logic, Memory & DSP
booth	Sim	26		
rs.decoder	Sim	52		
config18	Const	6.5		
cordic8	Const	5.7		
des.area	Const	27		
des.perf	Const	9.3		
fir.restrict	Const	9.6		
mac1	Const	19		
ace92	Sim	12		
fir3	Const	12	7.5	
diffeq	Const	15	12	
diffeq2	Const	16	12	
molecular	Const	15	16	
rs.decoder1	Const	13	16	
rs.decoder2	Const	11	11	
atm	Const			15
aes	Sim			13
aes.inv	Sim			12
ethernet	Const			16
serialproc	Const			16
fir24	Const			5.3
pipe5proc	Const			8.2
raytracer	Const			8.3
Geomean		14	12	14
				7.1

[Kuon/Rose TRCADv26n2p203–215 2007]

Penn ESE534 Spring2012 – DeHon

## IIR/Biquad (Infinite Impulse Response)

Architecture	Feature Size ( $\lambda$ )	Area and Time		16b TAPs $\frac{1}{\lambda^2 s}$	10b TAPs $\frac{1}{\lambda^2 s}$
		200M $\lambda^2$ , 500 ns/biquad	60 CLBs, 320 ns/biquad		
16b DSP	$0.60\mu m$			0.010	0.010
FPGA (XC4K)	$0.60\mu m$	43 CLBs, 200 ns/biquad		0.044	
Full Custom	$0.90\mu m$	68M $\lambda^2$ , 11.8 ns/4 biquads		0.093	5.0

Simplest IIR:  $Y_i = A \times X_i + B \times Y_{i-1}$

Penn ESE534 Spring2012 – DeHon

## DES Keysearch

Architecture	Feature Size ( $\lambda$ )	Area	Keys/Second	Keys/ $\lambda^2$
DES IC	1.5 $\mu$ m	11.1M $\lambda^2$	310K	0.028
FPGA (Altera 8K)	0.30 $\mu$ m	81188 (930M $\lambda^2$ )	800K	0.00086
RISC	0.30 $\mu$ m	1.8G $\lambda^2$	41K	0.000023

<<http://www.cs.berkeley.edu/~iang/isaac/hardware/>>

Penn ESE534 Spring2012 – DeHon

## DNA Sequence Match

- **Problem:** “cost” of transform  $S_1 \rightarrow S_2$
- **Given:** cost of insertion, deletion, substitution
- **Relevance:** similarity of DNA sequences
  - evolutionary similarity
  - structure predict function
- **Typically:** new sequence compared to large database

Penn ESE534 Spring2012 – DeHon

## DNA Sequence Match

Architecture	Feature Size ( $\lambda$ )	Area	Cell Updates per Second	cu/ $\lambda^2$ s
Custom FPGA	2.0 $\mu$ m	270M $\lambda^2$	500M	1.9
(SPLASH 2)	0.60 $\mu$ m	43G $\lambda^2$	3,000M	0.070
(SPLASH)	0.60 $\mu$ m	33G $\lambda^2$	370M	0.012
RISC				
(SparcStation I)	0.75 $\mu$ m	273M $\lambda^2$	0.87M	0.0032
(SparcStation 10)	0.40 $\mu$ m	1.6G $\lambda^2$	1.2M	0.00075

N.B. includes memory area for SPLASH

Penn ESE534 Spring2012 – DeHon

## Degrade from Peak

Penn ESE534 Spring2012 – DeHon

## How do various architecture degrade from peak?

- **FPGA?**
- **Processor?**
- **Custom?**

Penn ESE534 Spring2012 – DeHon

## Degrade from Peak: FPGAs

- Long path length → not run at cycle
- Limited throughput requirement
  - bottlenecks elsewhere limit throughput req.
- Insufficient interconnect
- Insufficient retiming resources (bandwidth)

Penn ESE534 Spring2012 – DeHon

## Degrade from Peak: Processors

- Ops w/ no gate evaluations (interconnect)
- Ops use limited word width
- Stalls waiting for retimed data

$$E(\text{Functional Density}) = \frac{\text{Gate Evaluations}}{\text{Datapath Bit}} \times \frac{\text{Datapath Bits}}{\text{pinst}} \times \frac{\text{pinsts}}{\text{Issue Slot}} \\ \times \frac{\text{Issue Slots}}{\text{Clock Cycle}} \times \frac{1}{\text{area} \times t_{cycle}}$$

Penn ESE534 Spring2012 – DeHon

## Degrade from Peak: Custom/ MPGA

- Solve more general problem than required
  - (more gates than really need)
- Long path length
- Limited throughput requirement
- Not needed or applicable to a problem

Penn ESE534 Spring2012 – DeHon

## Degrade Notes

- We'll cover these issues in more detail as we get into them later in the course

Penn ESE534 Spring2012 – DeHon

## Admin

- Grading through 6.1-2 done during break
  - Check feedback
- HW6.3-4 due Wednesday
- HW7 out
- Wednesday Reading on web
  - Classic Paper

Penn ESE534 Spring2012 – DeHon

## Big Ideas [MSB Ideas]

- Raw densities:  
custom:ga:fpga:processor
  - 1:5:100:1000
  - close gap with specialization

Penn ESE534 Spring2012 – DeHon