

ESE534: Computer Organization

Day 16: March 19, 2012
Interconnect 3: Richness



Penn ESE534 Spring2012 – DeHon

Last Time

- Rent's Rule
 - And its implications
- Superlinear growth rate of interconnect
 $p > 0.5$
→ Area growth $\Omega(N^{2p})$

2

Today

- How rich should interconnect be?
 - specifics of understanding interconnect
 - methodology for attacking these kinds of questions

Penn ESE534 Spring2012 – DeHon

3

Now What?


- There is structure (locality)
- Rent characterizes locality
- How rich should interconnect be?
 - Allow full utilization of compute units?
 - What is most area efficient?→ Need to model requirements and area impact

Penn ESE534 Spring2012 – DeHon

4

Preclass 1 and 2


- Wire count?



Penn ESE534 Spring2012 – DeHon

Preclass 1 and 2


- Wire count?



Penn ESE534 Spring2012 – DeHon


Preclass 1 and 2

- Wire count?




Step 1: Build Architecture Model

- Assume geometric growth
- Pick parameters: Build architecture can tune
 - C
 - p




Tree of Meshes



- Natural model is hierarchical
- Restricted internal bandwidth
- Can match to model

9


Parameterize C



10

Parameterize Growth by p

- What are IO schedules? (preclass 3)



11

Preclass 5

- What are IO schedules according to Rent for particular p's?
 - $p=1/2$
 - $p=2/3$
 - $p=3/4$


$$IO = c N^p$$

Penn ESE534 Spring2012 – DeHon

12

Parameterize p


- What is p for each network? (preclass 6)



13

Penn ESE534 Spring2012 – DeHon

Parameterize Growth



14

Penn ESE534 Spring2012 – DeHon

Step 2: Area Model

- Need to know effect of architecture parameters on area (costs)
 - focus on dominant components
 - wires
 - switches
 - logic blocks(?)

15

Penn ESE534 Spring2012 – DeHon

Area Parameters


- $A_{\text{logic}} = 10K F^2$
- $A_{\text{sw}} = 625 F^2$
- Wire Pitch = 4 F

16

Penn ESE534 Spring2012 – DeHon


Switchbox Population

- Full population is excessive (next lecture)
- **Hypothesis:** linear population adequate
 - still to be (dis)proven



Penn







“Cartoon” VLSI Area Model




(Example artificially small for clarity)

18


Penn ESE534 Spring2012 – DeHon



Benchmark Parameters



Complication




- Interconnect requirements vary among applications
 - Interconnect richness has large effect on area
 - What is effect of architecture/application mismatch?
 - Interconnect too rich?
 - Interconnect too poor?

Number of nodes (x)	Area (n=0.90) (μM²)	Area (n=0.67) (μM²)	Area (n=0.55) (μM²)
1	~10 ⁰	~10 ⁰	~10 ⁰
2	~10 ¹	~10 ^{0.5}	~10 ^{0.5}
3	~10 ²	~10 ¹	~10 ^{0.8}
4	~10 ³	~10 ^{1.5}	~10 ^{1.2}
5	~10 ⁴	~10 ²	~10 ^{1.8}
6	~10 ⁵	~10 ^{2.5}	~10 ^{2.4}
7	~10 ⁶	~10 ³	~10 ³
8	~10 ⁷	~10 ^{3.5}	~10 ^{3.5}
9	~10 ⁸	~10 ⁴	~10 ⁴
10	~10 ⁹	~10 ^{4.5}	~10 ^{4.5}

Penn ESE534 Spring2012 -- DeHon

Interconnect Mismatch in Theory



Step 4: Assess Resource Impact


- Map designs to parameterized architecture
 - Identify architectural resource required

Compare: mapping to k-LUTs; LUT count vs. k.

Penn ESE534 Spring2012 -- DeHon


Mapping to Fixed Wire Schedule

- Easy if need fewer wires than Net
 - If need more wires than net, must depopulate to meet interconnect limitations




Preclass 4

- Smallest Network that Top graph fits on?



Mapping to Fixed-WS

- Better results if “reassociate” rather than keeping original subtrees.




Penn ESE534 Spring2012 – DeHon

Preclass 4

- Smallest Network that Middle graph fits on?


Middle



32

Penn ESE534 Spring2012 – DeHon

Middle vs. Top



Penn ESE534 Spring2012 – DeHon

Observation


- Don't really want a “bisection” of LUTs
 - subtree filled to capacity by either of
 - LUTs
 - root bandwidth
- May be profitable to cut at some place other than midpoint
 - not require “balance” condition
- “Bisection” should account for both LUT and wiring limitations

34

Preclass 4


- Smallest Network that Bottom graph fits on?

Bottom



Penn ESE534 Spring2012 – DeHon

Middle vs. Bottom



36

Penn ESE534 Spring2012 – DeHon

Challenge

- Not know where to cut design
 - not knowing when wires will limit subtree capacity

Penn ESE534 Spring2012 – DeHon

37

Brute Force Solution

- Explore all cuts
 - start with all LUTs in group
 - consider “all” balances
 - try cut
 - Recurse
- Viable?

Penn ESE534 Spring2012 – DeHon

38

Brute Force

- Too expensive
- Exponential work
- ...viable if solving same subproblems

Penn ESE534 Spring2012 – DeHon

39

Simplification

- Single linear ordering
- Partitions = pick split point on ordering
- Reduce to finding cost of [start,end] ranges (subtrees) within linear ordering
- Only n^2 such subproblems
- Can solve with dynamic programming

Penn ESE534 Spring2012 – DeHon

40

Dynamic Programming

- Just one possible “heuristic” solution to this problem
 - not optimal
 - dependent on ordering
 - sacrifices ability to reorder on splits to avoid exponential problem size
- Opportunity to find a better solution here...

Penn ESE534 Spring2012 – DeHon







41

Ordering LUTs


- Another problem
 - lay out gates in 1D line
 - minimize sum of squared wire length
 - tend to cluster connected gates together
 - Is solvable mathematically for optimal
 - Eigenvector of connectivity matrix
- Use this 1D ordering for our linear ordering

Penn ESE534 Spring2012 – DeHon

42



LUT Utilization predict Area?



Methodology

1. Architecture model (parameterized)
2. Cost model
3. Important task characteristics
4. Mapping Algorithm
 - Map to determine resources
5. Apply cost model
6. Digest results
 - find optimum (multiple?)
 - understand conflicts (avoidable?)

50

Admin

- Reading for Wednesday online
- HW8 out

51

Big Ideas [MSB Ideas]

- Interconnect area dominates logic area
- Interconnect requirements vary
 - among designs
 - within a single design
- To minimize area
 - focus on using dominant resource (interconnect)
 - may underuse non-dominant resources (LUTs)

52

Big Ideas [MSB Ideas]

- Two different resources here
 - compute, interconnect
- Balance of resources required varies among designs (even within designs)
- Cannot expect full utilization of every resource
- Most area-efficient designs may waste some compute resources (cheaper resource)

53

Penn ESE534 Spring2012 – DeHon