

ESE534: Computer Organization


Day 22: April 9, 2012
Time Multiplexing



Penn ESE534 Spring2012 – DeHon

Tabula

- March 1, 2010
 - Announced new architecture
- We would say
 - $w=1, c=8$ arch.



[src: www.tabula.com]

2

Previously

- Saw how to pipeline **architectures**
 - specifically interconnect
 - talked about general case
- Saw how to **reuse** resources at maximum rate to do the *same* thing
- Saw demand-for and options-to-support data retiming

3

Today

- Multicontext
 - Review why
 - Cost
 - Packing into contexts
 - Retiming requirements
 - Some components
- [concepts we saw in overview week 2-3, we can now dig deeper into details]

4

How often is **reuse** of the *same* operation applicable?

- In what cases can we exploit high-frequency, heavily pipelined operation?
- ...and when can we not?

5

How often is **reuse** of the *same* operation applicable?


- Can we exploit higher frequency offered?
 - High throughput, feed-forward (acyclic)
 - Cycles in flowgraph
 - abundant data level parallelism [C-slow]
 - no data level parallelism
 - Low throughput tasks
 - structured (e.g. datapaths) [serialize datapath]
 - unstructured
 - Data dependent operations
 - similar ops [local control -- next time]
 - dis-similar ops

6

Penn ESE534 Spring2012 – DeHon

Structured Datapaths

- Datapaths: same *pinst* for all bits
- Can serialize and reuse the same data elements in succeeding cycles
- example: adder



Penn ESE534 Spring2012 – DeHon

Preclass 1

- Sources of inefficient mapping
 $W_{task}=4, L_{task}=4$
 to $W_{arch}=1, C=1$ architecture?

8


Preclass 1

- How transform $W_{task}=4, L_{task}=4$
 to run efficiently on $W_{arch}=1, C=1$
 architecture?
- Impact on efficiency?

Penn ESE534 Spring2012 – DeHon

9


Throughput Yield



FPGA Model -- if throughput requirement is reduced for wide word operations, serialization allows us to reuse active area for same computation

10

Throughput Yield



Penn ESE534 Spring2012 – DeHon

Remaining Cases

- Benefit from **multicontext** as well as high clock rate
- *i.e.*
 - cycles, no parallelism
 - data dependent, dissimilar operations
 - low throughput, irregular (can't afford swap?)

12

Single Context

- When have:
 - cycles and no data parallelism
 - low throughput, unstructured tasks
 - dis-similar data dependent tasks
- Active resources sit idle most of the time
 - Waste of resources
- Cannot reuse resources to perform **different** function, only **same**

Penn ESE534 Spring2012 – DeHon

13

Resource Reuse


- To use resources in these cases
 - must direct to do different things.
- Must be able tell resources how to behave
- separate instructions (*pinsts*) for each behavior

Penn ESE534 Spring2012 – DeHon

14

Preclass 2

- How schedule onto 3 contexts?




15

Penn ESE534 Spring2012 – DeHon


Preclass 2

- How schedule onto 4 contexts?



16

Example: Dis-similar Operations




18

Penn ESE534 Spring2012 – DeHon

17

Multicontext Organization/ Area

- $A_{\text{ctxt}} \approx 80K\lambda^2$
 - dense encoding
- $A_{\text{base}} \approx 800K\lambda^2$



19

Preclass 3


- Area:
 - Single context?
 - 3 contexts?
 - 4 contexts?
 - 6 contexts?

Penn ESE534 Spring2012 – DeHon

20

Multicontext Tradeoff Curves

- Assume Ideal packing: $N_{\text{active}} = N_{\text{total}}/L$



Penn ESE534 Spring2012 – DeHon

21

In Practice

Limitations from:

- Scheduling
- Retiming

Penn ESE534 Spring2012 – DeHon

22

Scheduling

Penn ESE534 Spring2012 – DeHon

23

Scheduling Limitations


- N_A (**active**)
 - size of largest stage
- Precedence:**
 - can evaluate a LUT only after predecessors have been evaluated
 - cannot always completely equalize stage requirements

Penn ESE534 Spring2012 – DeHon

24

Scheduling

- Precedence limits packing freedom
- Freedom do have
 - shows up as slack in network




Scheduling

- Computing Slack:
 - ASAP (As Soon As Possible) Schedule
 - propagate depth forward from primary inputs
 - depth = 1 + max input depth
 - ALAP (As Late As Possible) Schedule
 - propagate distance from outputs back from outputs
 - level = 1 + max output consumption level
 - Slack
 - slack = L+1-(depth+level) [PI depth=0, PO level=0]

Penn ESE534 Spring2012 – DeHon

26


Work Slack Example



27

Preclass 4


- With precedence constraints, and unlimited hardware, how many contexts?



Penn ESE534 Spring2012 – DeHon

Preclass 5


- Without precedence, how many compute blocks needed to evaluate in 4 contexts?



Penn ESE534 Spring2012 – DeHon

Preclass 6


- Where can schedule?
 - J
 - D



Penn ESE534 Spring2012 – DeHon

Preclass 6


- Where can schedule D if J in 3?
- Where can schedule D if J in 2?



Penn ESE534 Spring2012 – DeHon


Preclass 6

- Where can schedule J if D in 1?
- Where can schedule J if D in 2?
- Where schedule operations?
- Physical blocks ?



Penn ESE534 Spring2012 – DeHon

Reminder (Preclass 1)




33

Penn ESE534 Spring2012 – DeHon

Sequentialization

- Adding time slots
 - more sequential (more latency)
 - add slack
 - allows better balance



$L=4 \rightarrow N_A=2$ (4 contexts)

Penn ESE534 Spring2012 – DeHon


Retiming

35

Penn ESE534 Spring2012 – DeHon

Multicontext Data Retiming

- How do we accommodate intermediate data?



36

Penn ESE534 Spring2012 – DeHon

Signal Retiming


- Single context, non-pipelined
 - hold value on LUT Output (wire)
 - from production through consumption
 - Wastes wire and switches by occupying
 - for entire critical path delay L
 - not just for $1/L$ 'th of cycle takes to cross wire segment
- How show up in multicontext?

Penn ESE534 Spring2012 – DeHon

37


Signal Retiming

- Multicontext equivalent
 - need LUT to hold value for each intermediate context



38

ASCII→Hex Example




Single Context: 21 LUTs @ $880K\lambda^2=18.5M\lambda^2$

Penn ESE534 Spring2012 – DeHon

39

ASCII→Hex Example




Three Contexts: 12 LUTs @ $1040K\lambda^2=12.5M\lambda^2$

Penn ESE534 Spring2012 – DeHon

40

ASCII→Hex Example

- All retiming on wires (active outputs)
 - saturation based on inputs to largest stage






Ideal=Perfect scheduling spread + no retime overhead

Penn ESE534 Spring2012 – DeHon

41

Alternate Retiming

- Recall from last time (Day 20)
 - Net buffer
 - smaller than LUT
 - Output retiming
 - may have to route multiple times
 - Input buffer chain
 - only need LUT every depth cycles




42


Input Buffer Retiming

- Can only take K unique inputs per cycle
- Configuration depth differ from context-to-context

– Cannot schedule LUTs in slot 2 and 3 on the same physical block, since require 6 inputs.



Penn ESE534 Spring2012 – DeHon




43

Reminder

ASCII→Hex Example

- All retiming on wires (active outputs)
- saturation based on inputs to largest stage




Ideal=Perfect scheduling spread + no retime overhead

44

Penn ESE534 Spring2012 – DeHon

ASCII→Hex Example (input retime)



@ depth=4, c=6: 5.5M λ^2
(compare 18.5M λ^2)
3.4x

45

Penn ESE534 Spring2012 – DeHon

General throughput mapping:

- If only want to achieve limited throughput
 - Target produce new result every t cycles
1. Spatially pipeline every t stages
cycle = t
 2. retime to minimize register requirements
 3. multicontext evaluation w/in a spatial stage
try to minimize resource usage
 4. Map for depth (i) and contexts (c)

46

Penn ESE534 Spring2012 – DeHon


Benchmark Set

- 23 MCNC circuits
- area mapped with SIS and Chortle

Circuit	Mapped LUTs	Path Length	Circuit	Mapped LUTs	Path Length
5xp1	46	10	des	1267	13
9sym	123	7	e64	230	9
9symml	108	8	f51m	45	17
C499	85	10	mixex1	20	6
C880	176	21	mixex2	38	8
alu2	169	19	rd73	105	10
apex6	248	9	rd84	150	9
apex7	77	7	rot	293	16
b9	46	7	sao2	73	9
clip	121	9	vg2	60	9
cordic	367	13	z4ml	8	7
count	46	16			..

Penn ESE534 Spring2012 – DeHon


Multicontext vs. Throughput



Penn ESE534 Spring2012 – DeHon

48

Multicontext vs. Throughput




49

Penn ESE534 Spring2012 – DeHon

General Theme

- Ideal Benefit
– e.g. Active=N/C
- Logical Constraints
– Precedence
- Resource Limits
– Sometimes bottleneck
- Net Benefit
- Resource Balance

Penn ESE534 Spring2012 – DeHon



50

Beyond Area

(Did not cover this section in class)

51

Penn ESE534 Spring2012 – DeHon

Only an Area win?


- If area were free, would we always want a fully spatial design?

52

Penn ESE534 Spring2012 – DeHon

Communication Latency


- Communication latency across chip can limit designs
- Serial design is smaller → less latency



53

Penn ESE534 Spring2012 – DeHon


Optimal Delay for Graph App.



54

Penn ESE534 Spring2012 – DeHon

Optimal Delay Phenomena




55

Penn ESE534 Spring2012 – DeHon


What Minimizes Energy

- HW5

$$B = \sqrt{N}$$



Penn ESE534 Spring2012 – DeHon



56


Components

Penn ESE534 Spring2012 – DeHon

57

DPGA (1995)

Process	1.0μ CMOS
Chip	$7.1\text{mm} \times 6.8\text{mm}$
AEs	144
Contexts	4
AE Area	$640K\lambda^2$
A_{base}	$544K\lambda^2$
A_{ctx}	$24K\lambda^2$
$A_{base} : A_{ctx}$	20:1
(nominal delay)	9ns



[Tau et al., FPD 1995]

58

Xilinx Time-Multiplexed FPGA

- Mid 1990s Xilinx considered Multicontext FPGA
 - Based on XC4K (pre-Virtex) devices
 - Prototype Layout in F=500nm
 - Required **more** physical interconnect than XC4K
 - Concerned about power (10W at 40MHz)


[Trimberger, FCCM 1997]

59

Penn ESE534 Spring2012 – DeHon

Xilinx Time-Multiplexed FPGA

- Two unnecessary expenses:
 - Used output registers with separate outs
 - Based on XC4K design
 - Did not densely encode interconnect configuration
 - Compare 8 bits to configure input C-Box connection
 - Versus $\log_2(8)=3$ bits to control mux select
 - Approx. 200b pinsts vs. 64b pinsts



60

Tabula

- 8 context, 1.6GHz, 40nm
 - 64b pinsts
- Our model w/ input retime
 - $1M\lambda^2$ base
 - $80K\lambda^2 / 64b$ pinst Instruction mem/context
 - $40K\lambda^2 / \text{input-retime depth}$
 - $1M\lambda^2 + 8 \times 0.12M\lambda^2 \approx 2M\lambda^2 \rightarrow 4 \times \text{LUTs}$ (ideal)
 - Recall ASCIItoHex 3.4, similar for thput map
- They claim $2.8 \times \text{LUTs}$

61

Penn ESE534 Spring2012 – DeHon

[MPR/Tabula
3/29/2009]

Admin

- No required reading for Wed.
 - Supplemental on web
- Office hours Tuesday
 - Good for questions about project

62

Penn ESE534 Spring2012 – DeHon

Big Ideas [MSB Ideas]

- Several cases cannot profitably reuse same logic at device cycle rate
 - cycles, no data parallelism
 - low throughput, unstructured
 - dis-similar data dependent computations
- These cases benefit from more than one instructions/operations per active element
- $A_{\text{ctx}} \ll A_{\text{active}}$ makes interesting
 - save area by sharing active among instructions

63

Penn ESE534 Spring2012 – DeHon

Big Ideas [MSB-1 Ideas]

- Economical retiming becomes important here to achieve active LUT reduction
 - one output reg/LUT leads to early saturation
- $c=4--8, l=4--6$ automatically mapped designs roughly 1/3 single context size
- Most FPGAs typically run in realm where multicontext is smaller
 - How many for intrinsic reasons?
 - How many for lack of HSRA-like register/CAD support?

64

Penn ESE534 Spring2012 – DeHon