

ESE534 Computer Organization

Day 9: February 13, 2012
Interconnect Introduction



Penn ESE534 Spring2012 – DeHon

Previously

- Universal building blocks
- Programmable Universal Temporal Architecture

2

Today

- Universal Spatially Programmable
- Crossbar
- Programmable compute blocks
- Hybrid Spatial/Temporal
- Bus
- Ring
- Mesh

3


Spatial Programmable

Penn ESE534 Spring2012 – DeHon

4

Day 8

Temporal Programmable



Penn ESE534 Spring2012 – DeHon

5

Spatially Programmable


- Program up “any” function
- Not sequentialize in time
- *E.g.* Want to build any FSM

Penn ESE534 Spring2012 – DeHon

6

Needs?

- Need a collection of gates.
- What else will we need?




7

Penn ESE534 Spring2012 – DeHon

Needs?

- Need some registers
- Need way to programmably wire gates together




8

Penn ESE534 Spring2012 – DeHon

Multiplexer Interconnect


- Use a multiplexer for programmable interconnect
- Can select any source to be an input for a gate
- How big is an N-input multiplexer?



Penn ESE534 Spring2012 – DeHon

Sources?

- What are potential sources?
 - Inputs to circuit -- I
 - Outputs of gates -- G
 - Outputs of registers – R
- $N = I + G + R$




10

Penn ESE534 Spring2012 – DeHon

Sinks

- Which things need programmable inputs? (and how many?)
 - Circuit outputs -- O
 - Gate – needs one per input -- kG
 - Assuming k-input gates
 - Registers – R
 - $M = O + R + kG$



11

Penn ESE534 Spring2012 – DeHon

N-input, M-output Multiplexing

- Area?
- Instruction Bits?
- Data input switching
 - Capacitance Switched?
 - Delay?
- Control input switching
 - Capacitance switched?
 - Delay?

Penn ESE534 Spring2012 – DeHon

12

Mux Programmable Interconnect

- Area $M \times N = (I+G+R) \times (O+kG+R)$
 $= kG^2 + \dots$
- Scales faster than gates!

Penn ESE534 Spring2012 – DeHon

13

Interconnect Costs

- We can do better than this
 - Touch on a little later in lecture
 - Dig into details later in term
- Even when we do better
- Interconnect can be dominate
 - Area, delay, energy
 - Particularly for Spatial Architectures
 - (saw in HW4, memory can dominate for Temporal Architectures)


Penn ESE534 Spring2012 – DeHon

14


Dominant Time

Design	Path	Total	LUT	Inter.
		Delay	Delay	%
Altera 10K130V-2	LUT-local-LUT	2.5 ns	2.1 ns	16%
	LUT-row-local-LUT	6.6 ns	2.1 ns	68%
	LUT-column-local-LUT	11.1 ns	2.1 ns	81%
	LUT-row-column-local-LUT (fanout)	15.6 ns	2.1 ns	87%
		28 ns	2.1 ns	90%


Penn ESE534 Spring2012 – DeHon



Dominant Power [Energy]



XC4003A data from Eric Kusse (UCB MS 1997)



[Virtex II, Shang et al., FPGA 2002]¹⁶

Crossbar

Penn ESE534 Spring2012 – DeHon

17

Crossbar


- Allows us to connect any of a set of inputs to any of the outputs.
- This is functionality provided with our muxes

Penn ESE534 Spring2012 – DeHon

18

Crossbar Structure

- Can be more efficient




19

Penn ESE534 Spring2012 – DeHon

Crossbar Costs



- Area still goes as $M \times N$
- Delay proportional to $M + N$
 - More realistic even for mux implementation
- Energy still goes as $M \times N$



20

Penn ESE534 Spring2012 – DeHon


Crossbar Notation



21

Penn ESE534 Spring2012 – DeHon

Gates with Crossbar Interconnect



Penn ESE534 Spring2012 – DeHon


Programmable Functions

23

Penn ESE534 Spring2012 – DeHon

Universal Computation with Fixed Compute Operator


- Being minimalists, show do not need compute to be programmable
 - Just use fixed nor2 or nand2



Penn ESE534 Spring2012 – DeHon

Mux can be a programmable gate

- bool mux4(bool a, b, c, d, s0, s1) {
 return(mux2(mux2(a,b,s0),
 mux2(c,d,s0),
 s1));
 }




Penn ESE534 Spring2012

25

Mux as Logic

- bool and2(bool x, y)
 {return (mux4(false,false,false,true,x,y));}
- bool or2(bool x, y)
 {return (mux4(false,true,true,true,x,y));}
- Just by routing “data” into this mux4,
 – Can select **any** two input function




Penn ESE534 Spring2012 – DeHon

26

Programmable Compute

- Can use programmable gate in place of **nor** gate



Specifying the function of the gate becomes part of the instruction.

Penn ESE534 Spring2012 – DeHon

27


Is an Adder Universal?

- Assuming interconnect:


– (big assumption as we have just seen)

– Consider:

A: 001a
B: 000b
S: 00cd



- What's C?



Penn ESE534 Spring2012 – DeHon

Practically

- To reduce (some) interconnect, and to reduce number of operations, do tend to build a bit more general “universal” computing function


Penn ESE534 Spring2012 – DeHon

29

Arithmetic Logic Unit (ALU)

- Observe:

– with small tweaks can get many functions with basic adder components



Penn ESE534 Spring2012 – DeHon

30


ALU Size

- Adder took 6 2-input gates.
- How many 2-input gates did your ALU bitslice require? (HW4.1d?)

Penn ESE534 Spring2012 – DeHon


31

Arithmetic and Logic Unit



32


ALU Functions



- A+B w/ Carry
- B-A
- A xor B (squash carry)
- A*B (squash carry)
- /A

33


Slightly more conventional Programmable Architecture



34

Instructions


- Identify the bits which control the function of our programmable device as:
- *Instructions*



Penn ESE534 Spring2012 – DeHon

Multibit Word Ops

- What are we doing when we make the ALU (and register file) width > 1
- E.g. w=16 on HW4
- Benefit?
- Limitation?



Penn ESE534 Spring2012 – DeHon

Interconnect

Optimization and Design Space

Penn ESE534 Spring2012 – DeHon

37



Switching w-bit words

- Consider grouping outputs (inputs) into w-bit words
 - E.g. maybe operators are 16-bit ALUs
- **How does this change switching requirements?**
 - Don't need to switch bit 3 to bit 7
 - Reduces switching needed

Penn ESE534 Spring2012 – DeHon


38

Switching words ($w=2$ shown)



39

Also share memories



Penn ESE534 Spring2012 – DeHon

40

Switching w-bit words

- N/w w-bit inputs, M/w w-bit outputs
- Instruction Bits
 - Factor of w fewer outputs to switch
 - Factor of w fewer inputs $\rightarrow M/w(\log_2(N/w))$
- Area:
 - Factor of w fewer switches, w^2 memories
- Delay:
 - Factor of w fewer sources
- Energy:
 - Factor of w fewer switches

Penn ESE534 Spring2012 – DeHon



41

Locality

- Maybe we don't need to connect everything to everything?
- Cluster groups of C things at leaves
 - CG gates, CR registers
 - Limit cluster I/O – CI, CO
 - Crossbar within cluster
 - Crossbar among clusters

Penn ESE534 Spring2012 – DeHon

42



Comparing

- Full Crossbar needs: kG^2 switches
- How many switches needed for:**
 - CG gates per cluster
 - CI inputs to cluster
 - CO outputs from cluster
 - (ignore registers and circuit input/output)

Penn ESE534 Spring2012 – DeHon


45

Costs

- Cluster Input Crossbar:**
 - Inputs: CI+CG
 - Outputs: kCG
- Cluster Output Crossbar:**
 - Input: CG
 - Output: CO
- Master Crossbar:**
 - Inputs: $(G/CG) \times CO$
 - Outputs: $(G/CG) \times CI$

$$(G/CG) \times CO \times (G/CG) \times CI + (G/CG) \times (k \times CG^2 + k \times CG \times CI + CG \times CO)$$

Penn ESE534 Spring2012 – DeHon



46

Costs

- Cluster: $G^2 \times (CI \times CO/CG^2) + k \times G \times (CG + CI + CO)$
- Full Crossbar: kG^2
- Compare at: CG=8, CI=CO=2, G=256, k=2
 - Cluster case?
 - Full crossbar case?

Penn ESE534 Spring2012 – DeHon

47


Hybrid Temporal/Spatial

Penn ESE534 Spring2012 – DeHon

48


Extremes

- Fully Spatial



Penn ESE534 Spring2012 – DeHon

- Fully Temporal



49


General Case Between

- How many concurrent operators?
- How much serialization?

50

Separate Data Memory and Compute

- Memory banks and compute




51

Penn ESE534 Spring2012 – DeHon

Crossbar Generalized

- What's different about this crossbar?
 - Compared to one we used in purely sequential case in first part of lecture?




52

Penn ESE534 Spring2012 – DeHon

Dynamic Crossbar

- Need to switch crossbar configuration on each cycle



53

Penn ESE534 Spring2012 – DeHon

Dynamic Crossbar

- Switching time matters
- Must also supply crossbar controls
 - More wires into array
 - How many?
- Area
 - Bit-level switching case?
 - W-bit word case?

$$\begin{aligned} & N(1+\log(N)) M \\ & \sim N(1+\log(N)/W) M \end{aligned}$$

54

Penn ESE534 Spring2012 – DeHon

Note on Remainder

- Rest of lecture to introduce issues
 - Be illustrative
- Not intended to be comprehensive
- Will return to interconnect and address systematically starting on Day 15

Penn ESE534 Spring2012 – DeHon

55


Class Ended Here

Penn ESE534 Spring2012 – DeHon

56

Local Memory Case

- Put memory local to compute




Penn ESE534 Spring2012 – DeHon

57

Reduce Interconnect?


- How can we reduce interconnect?
 - Maybe don't need to deliver a non-local value to every bank on every cycle?
 - Maybe don't need to communicate everywhere?



Penn ESE534 Spring2012 – DeHon

58

Single Global Bus




Penn ESE534 Spring2012 – DeHon

59

Single Global Bus


- Pros and Cons?



Penn ESE534 Spring2012 – DeHon

60

Multiple Global Busses




61

Penn ESE534 Spring2012 – DeHon

Interconnect Resource


- Can communication B values per cycle
- Could be dominant area/energy
 - Don't want too large
- Could be bottleneck in computation?
 - Don't want too small
- Example of an architectural parameter



62

Penn ESE534 Spring2012 – DeHon

Nearest Neighbor Interconnect




63

Penn ESE534 Spring2012 – DeHon

Nearest Neighbor Interconnect


- Compare to crossbar?
 - Number can transmit per cycle?
 - Area?



64

Penn ESE534 Spring2012 – DeHon

Ring Interconnect




65

Penn ESE534 Spring2012 – DeHon

Ring Interconnect

- Compare to bus?
 - Area?
 - Cycle time?
 - Data transfers/cycle?





66

Penn ESE534 Spring2012 – DeHon

Ring Interconnect


- Compare to xbar?
 - Area?
 - Cycle time?
 - Data transfers/cycle?



67

Mesh Interconnect



- Nearest neighbors in 2D



68

Mesh Interconnect

- Compare to ring?
 - Area?
 - Latency?
 - Throughput?



69

Interconnect Design Space

- Large interconnect design space
- We will be exploring systematically
 - Day15—18+24

Penn ESE534 Spring2012 – DeHon

70

Admin

- Drop Date Friday
- HW5 out – 1 problem due Monday
 - Next due following Monday
- No class next Wednesday (2/23)
 - Class this Wednesday and Monday
 - Office hours this Tuesday (not next)
- Reading for Wednesday, Monday on Blackboard

Penn ESE534 Spring2012 – DeHon

71

Big Ideas

- Interconnect can be programmable
- Interconnect area/delay/energy can dominate compute area
- Exploiting structure can reduce area
 - Word structure
 - Locality

Penn ESE534 Spring2012 – DeHon

72