

## ESE680-002 (ESE534): Computer Organization

Day 13: February 26, 2007  
Interconnect 1: Requirements



Penn ESE680-002 Spring2007 -- DeHon

## Last Time

- Saw various compute blocks
- To **exploit structure** in typical designs we **need programmable interconnect**
- All reasonable, scalable structures:
  - small to moderate sized logic blocks
  - connected via programmable interconnect
- said delay across programmable interconnect is a big factor

2

Penn ESE680-002 Spring2007 -- DeHon

## Today

- Interconnect Design Space
- Dominance of Interconnect
- Interconnect Delay
- Simple things
  - and why they don't work

Penn ESE680-002 Spring2007 -- DeHon

3

## Dominant Area

$$A_{bit\_elm} = A_{fixed} + \frac{N_{SW}(N_p, w, p) \cdot A_{SW}}{\text{interconnect}}$$

$$+ \frac{\left(\frac{c}{w}\right) \cdot n_{ibits} \cdot A_{mem\_cell}}{\text{instruction memory}}$$


$$+ \frac{d \cdot A_{mem\_cell}}{\text{retiming memory}}$$

Function	Area ( $\lambda^2$ )
LUT MUX + ff	20K (generous, closer to 10K)
Programming Memory	80K (240K typical unencoded)
Interconnect	700K (for $N_p = 2048$ )

Penn ESE680-002 Spring2007 -- DeHon

## Dominant Time

Design	Path	Total	LUT	Inter.
		Delay	Delay	%
Altera 10K130V-2	LUT-local-LUT	2.5 ns	2.1 ns	16%
	LUT-row-local-LUT	6.6 ns	2.1 ns	68%
	LUT-column-local-LUT	11.1 ns	2.1 ns	81%
	LUT-row-column-local-LUT	15.6 ns	2.1 ns	87%
	LUT-row-fanout-local-LUT (fanout)	28 ns	2.1 ns	90%



Penn ESE680


## Dominant Time

Design	Path	Total	LUT	Inter.
		Delay	Delay	%
DPGA	LUT-LUT (In subarray)	3.5 ns	1.5 ns	60%
	LUT-xbar-LUT	7 ns	1.5 ns	80%
HSRA	LUT-LUT	8 ns	<2 ns	25%
	LUT-cascade	4 ns/4	<2 ns	0%
	LUT-4tree-LUT	8 ns	<2 ns	80%
	LUT-8tree-LUT	12 ns	<2 ns	83%
	LUT-16tree-LUT	16 ns	<2 ns	88%
	LUT-64tree-LUT	20 ns	<2 ns	90%

Penn ESE680-002 Spring2007 -- DeHon

6

## Dominant Power [Energy]



XC4003A data from Eric Kusse (UCB MS 1997)

7

## For Spatial Architectures

- Interconnect dominant
  - area
  - energy, power
  - time
- ...so need to understand in order to optimize architectures

8

## Interconnect

### • Problem

- Thousands (100,000s) of independent (bit) operators producing results
  - true of FPGAs today
  - ...true for \*LIW, multi-uP, etc. in future
- Each taking as inputs the results of other (bit) processing elements
- Interconnect is **late bound**
  - don't know until after fabrication

9

Penn ESE680-002 Spring2007 -- DeHon

## Design Issues

- **Flexibility** -- route "anything"
  - (w/in reason?)
- **Area** -- wires, switches
- **Delay** -- switches in path, stubs, wire length
- **Energy** -- switch, wire capacitance
- **Routability** -- computational difficulty finding routes

10

Penn ESE680-002 Spring2007 -- DeHon

## Delay

Penn ESE680-002 Spring2007 -- DeHon

11

## Wiring Delay

- Delay on wire of length  $L_{seg}$ :

$$T_{seg} = T_{gate} + 0.4 \text{ RC}$$

$$\bullet C = L_{seg} \times C_{sq}$$

$$\bullet R = L_{seg} \times R_{sq}$$

$$T_{seg} = T_{gate} + 0.4 C_{sq} \times R_{sq} \times L_{seg}^2$$

12

Penn ESE680-002 Spring2007 -- DeHon

## Wire Numbers

- $R_{sq} = 0.17 \Omega/\text{sq. } (@45\text{nm})$ 
  - from ITRS:Interconnect  $\rho=2.2\mu\text{m}\cdot\text{cm}$  (Cu)
    - Conductor effective resistance
    - A/R (aspect ratio)  $\sim 1.8$  [Table 80a, ITRS2005]
- $C_{sq} = 7 \times 10^{-18} \text{F/sq.}$
- $R_{sq} \times C_{sq} \approx 10^{-18} \text{s}$
- $T_{gate} = 30 \text{ ps, } 5 \text{ ps ?}$ 
  - [ITRS2005 Table 40a,  $\tau=0.4\text{ps} \times 13.5 \rightarrow 5.4\text{ps}$ ]
- Chip: 7mm side, 70nm sq. (45nm process)
  - $10^5$  squares across chip

13

Penn ESE680-002 Spring2007 -- DeHon

## Wiring Delay

### Wire Delay

$$T_{seg} = T_{gate} + 0.4 C_{sq} \times R_{sq} \times L_{seg}^2$$

$$T_{seg} = 30\text{ps} + 0.4 10^{-18} \text{s} \times 10^{10}$$

$$T_{seg} = 30\text{ps} + 4\text{ns} \approx 4\text{ns}$$


....even if 5ps

14

Penn ESE680-002 Spring2007 -- DeHon

## Buffer Wire

- Buffer every  $L_{seg}$
  - $T_{cross} = (L_{cross}/L_{seg}) T_{seg}$
- $$T_{cross} = (L_{cross}/L_{seg}) (T_{gate} + 0.4 C_{sq} \times R_{sq} \times L_{seg}^2)$$
- $$= (L_{cross}) (T_{gate}/L_{seg} + 0.4 C_{sq} \times R_{sq} \times L_{seg})$$



15

Penn ESE680-002 Spring2007 -- DeHon

## Opt. Buffer Wire

- $T_{cross} = (L_{cross}) (T_{gate}/L_{seg} + 0.4 C_{sq} \times R_{sq} \times L_{seg})$
  - Minimize:  $d(T_{cross})/d(L_{seg}) = 0$
- $$0 = (L_{cross}) (-T_{gate}/L_{seg}^2 + 0.4 C_{sq} \times R_{sq})$$
- $$\bullet T_{gate} = 0.4 C_{sq} \times R_{sq} L_{seg}^2$$

16

Penn ESE680-002 Spring2007 -- DeHon


## Optimization Point

### Optimized:

$$T_{cross} = (L_{cross}/L_{seg}) (T_{gate} + 0.4 C_{sq} \times R_{sq} \times L_{seg}^2)$$

$$T_{gate} = 0.4 C_{sq} \times R_{sq} L_{seg}^2$$

- Says: equalize gate and wire delay



17







Penn ESE680-002 Spring2007 -- DeHon

## Optimal Segment Length

- $T_{gate} = 0.4 C_{sq} \times R_{sq} L_{seg}^2$
- $L_{seg} = \sqrt{(T_{gate} / 0.4 C_{sq} \times R_{sq})}$
- $L_{seg} = \sqrt{(30 \times 10^{-12} \text{s} / 0.4 \times 10^{-18} \text{s})}$ 
  - Or  $L_{seg} = \sqrt{(5 \times 10^{-12} \text{s} / 0.4 \times 10^{-18} \text{s})}$
- $L_{seg} \approx \sqrt{(10^8)} \approx 10^4 \text{ sq.}$ 
  - Or  $L_{seg} \approx \sqrt{(10^7)} \approx 3.5 \times 10^3 \text{ sq.}$

18

Penn ESE680-002 Spring2007 -- DeHon



## Lower Bound: Critical Path

- ASAP schedule ignoring resource constraints
  - (look at length of remaining critical path)
- Certainly cannot finish any faster than that

Penn ESE680-002 Spring2007 -- DeHon

25


## Lower Bound: Resource Capacity

- Sum up all capacity required per resource
- Divide by total resource (for type)
- Lower bound on remaining schedule time
  - (best can do is pack all use densely)

Penn ESE680-002 Spring2007 -- DeHon

26


## Example



Penn ESE680-002 Spring2007 -- DeHon

27

## Example 2



Penn ESE680-002 Spring2007 -- DeHon

28

## Shared Bus

- Consider operation:  $y = Ax^2 + Bx + C$ 
  - 3 mpy's
  - 2 adds
  - ~5 values need to be routed from producer to consumer
- Performance lower bound if have design w/:
  - m multipliers
  - u madd units
  - a adders
  - i simultaneous interconnection busses

Penn ESE680-002 Spring2007 -- DeHon

29

## Viewpoint

- Interconnect is a resource
- Bottleneck for design can be in availability of **any** resource
- Lower Bound on Delay:  
Logical Resource / Physical Resources
- May be worse
  - Dependencies (critical path bound)
  - ability to use resource

Penn ESE680-002 Spring2007 -- DeHon


30

## Shared Bus

- Flexibility (+)
  - routes everything (given enough time)
  - can be trick to schedule use optimally
- Delay (Power) (--)
  - wire length  $O(kn)$
  - parasitic stubs:  $kn+n$
  - series switch: 1
  - $O(kn)$
  - sequentialize I/B**


Penn ESE680-002 Spring2007 -- DeHon

- Area (++)
  - $kn$  switches
  - $O(n)$



## Term: Bisection Bandwidth

- Partition design into two equal size halves
- Minimize wires (nets) with ends in both halves
- Number of wires crossing is **bisection**




32


## (2) Crossbar

- Avoid bottleneck
- Every output gets its own interconnect channel

Penn ESE680-002 Spring2007 -- DeHon




## Crossbar



34

## Crossbar




35

## Crossbar

- Flexibility (++)
  - routes everything (guaranteed)
- Delay (Power) (-)
  - wire length  $O(kn)$
  - parasitic stubs:  $kn+n$
  - series switch: 1
  - $O(kn)$
- Area (-)
  - Bisection bandwidth  $n$
  - $kn^2$  switches
  - $O(n^2)$

Penn ESE680-002 Spring2007 -- DeHon



36

## Crossbar

- Better than exponential
- Too expensive
  - Switch Area =  $k \cdot n^2 \cdot 2.5K\lambda^2$
  - Switch Area/LUT =  $k \cdot n \cdot 2.5K\lambda^2$
  - $n=1024, k=4 \rightarrow 10M \lambda^2$
- What can we do?

Penn ESE680-002 Spring2007 -- DeHon

37

## Avoiding Crossbar Costs


- Typical architecture trick:
  - exploit expected problem **structure**
- **What structure/freedom do we have?**
- We have **freedom** in operator placement
- Designs have spatial locality
- → place connected components “close” together
  - don’t need full interconnect?

Penn ESE680-002 Spring2007 -- DeHon

38

## Exploit Locality

- Wires expensive
- Local interconnect cheap
- 1D versions
- What does this do to
  - Switches?
  - Delay?
- (quantify on hmwk)




39

Penn ESE680-002 Spring2007 -- DeHon

## Exploit Locality


- Wires expensive
- Local interconnect cheap
- Use 2D to make more things closer
- Mesh?



Penn ESE680-002 Spring2007 -- DeHon

## Mesh Analysis

- Can we place everything close?



41

Penn ESE680-002 Spring2007 -- DeHon

## Mesh “Closeness”

- Try placing “everything” close


Manhattan Distance	Places	Transitive Fanin
1	4	4
2	8	16
3	12	64
i	i	i
n	$4n$	$4^n$



42

## Mesh Analysis

- Flexibility - ?
  - Ok w/ large w
- Delay (Power)
  - Series switches
    - $1 \sim \sqrt{n}$
  - Wire length
    - $w \sim w\sqrt{n}$
  - Stubs
    - $O(w) \sim O(w\sqrt{n})$
- Area
  - Bisection BW  $\sim w\sqrt{n}$
  - Switches  $\sim O(nw)$
  - $O(w^2n)$
  - larger on homework



Penn ESE680-002 Spring2007 -- DeHon

## Mesh


- Plausible
- ...but What's w
- ...and how does it grow?

44

## Returning to Delay

45

Penn ESE680-002 Spring2007 -- DeHon




46

Penn ESE680-002 Spring2007 -- DeHon

...But


- These aren't just wires
- What else?
- May go through switches
- Have switch loads



Penn ESE680-002 Spring2007 -- DeHon

47


## Unbuffered Switch



48

Penn ESE680-002 Spring2007 -- DeHon

## Buffered Switch




- Pay  $T_{gate}$  at each switch
- Slows down relative to
  - Optimally buffered wire
  - Unbuffered switch
- ...when placed too often

49

Penn ESE680-002 Spring2007 -- DeHon

## Stub Capacitance




- Every untaken switch touching line
- $C \sim 2.5 \times 10^{-16} F$ 
  - About 50 squares
- ...and lumped so  $2\times$

50

Penn ESE680-002 Spring2007 -- DeHon

## Delay through Switching



http://www.cs.caltech.edu/~andre/courses/CS294S97/notes/day14/day14.html

51

## Admin

- Assignment 4 due today
- Assignment 5 out today
  - Due after Spring Break
    - March 14 (Wed. after return)
- Reading for Wednesday
  - Rent's Rule paper (on web)

52

Penn ESE680-002 Spring2007 -- DeHon

## Big Ideas [MSB Ideas]

- Interconnect Dominant
  - power, delay, area
- Can be bottleneck for designs
- Can't afford full crossbar
- Need to exploit locality
- Can't have everything close

53

Penn ESE680-002 Spring2007 -- DeHon