

## ESE680-002 (ESE534): Computer Organization


Day 20: March 28, 2007  
Retiming 2:  
Structures and Balance



Penn ESE680-002 Spring2007 -- DeHon

## Last Time


- Saw how to formulate and automate retiming:
  - start with network
  - calculate minimum achievable  $c$ 
    - $c$  = cycle delay (clock cycle)
  - make  $c$ -slow if want/need to make  $c=1$
  - calculate new register placements and move



Penn ESE680-002 Spring2007 -- DeHon

## Last Time

- Systematic transformation for retiming
  - “justify” mandatory registers in design



Penn ESE680-002 Spring2007 -- DeHon

## Today

- Retiming in the Large
- Retiming Requirements
- Retiming Structures


4

## Retiming in the Large

Penn ESE680-002 Spring2007 -- DeHon

## Align Data / Balance Paths

Day 3:  
registers  
to align data




Penn ESE680-002 Spring2007 -- DeHon

6


## Serialization

- Serialization
  - greater serialization → deeper retiming
  - **total:** same    **per compute:** larger




## Data Alignment

- For video (2D) processing
  - often work on local windows
  - retime scan lines
- *E.g.*
  - edge detect
  - smoothing
  - motion est.



## Image Processing

- See Data in raster scan order
  - adjacent, horizontal bits easy
  - adjacent, vertical bits
    - scan line apart



## Retiming in the Large

- Aside from the local retiming for cycle optimization (last time)
- Many intrinsic needs to retime data for correct use of compute engine
  - some very deep
  - often arise from serialization

10

## Reminder: Temporal Interconnect

- Retiming ≡ Temporal Interconnect
- Function of *data* memory
  - perform retiming

Penn ESE680-002 Spring2007 -- DeHon

11

## Requirements not Unique

- Retiming requirements are not unique to the problem
- Depends on algorithm/implementation
- Behavioral transformations can alter significantly

Penn ESE680-002 Spring2007 -- DeHon

12

## Requirements Example

$$Q = A * B + C * D + E * F$$

- For  $I \leftarrow 1$  to  $N$ 
  - $t1[I] \leftarrow A[I]*B[I]$
- For  $I \leftarrow 1$  to  $N$ 
  - $t2[I] \leftarrow C[I]*D[I]$
- For  $I \leftarrow 1$  to  $N$ 
  - $t3[I] \leftarrow E[I]*F[I]$
- For  $I \leftarrow 1$  to  $N$ 
  - $t2[I] \leftarrow t1[I]+t2[I]$
- For  $I \leftarrow 1$  to  $N$ 
  - $Q[I] \leftarrow t2[I]+t3[I]$
- For  $I \leftarrow 1$  to  $N$ 
  - left => 3N regs
  - right => 2 regs
  - Parallelism?

13

Penn ESE680-002 Spring2007 -- DeHon

## Retiming Requirements

14

Penn ESE680-002 Spring2007 -- DeHon

## Flop Experiment #1

- Pipeline/C-slow/retime to single LUT delay per cycle
  - MCNC benchmarks to 256 4-LUTs
  - no interconnect accounting

Number of Registers	1	2	3	4	5	6	7	8	9	10
Percentage	72	16	4.5	2.2	1.3	0.96	1.2	0.46	0.12	0.11

– average 1.7 registers/LUT (some circuits 2--7)

15

Penn ESE680-002 Spring2007 -- DeHon

## Flop Experiment #2

- Pipeline and retime to HSRA cycle
  - place on HSRA
  - single LUT or interconnect timing domain
  - same MCNC benchmarks

Number of Registers	1	2	3	4	5	6	7	8	9	10	>10
Percentage	60	6.9	5.9	3.8	4.3	2.7	2.6	1.9	1.5	1.2	9.2

– average 4.7 registers/LUT

16

Penn ESE680-002 Spring2007 -- DeHon

## Value Reuse Profiles

- What is the distribution of retiming distances needed?
  - Balance of retiming and compute
  - Fraction which need various depths
  - Like wire-length distributions....

17

Penn ESE680-002 Spring2007 -- DeHon

## Value Reuse Profiles




Figure 3-1 A value's definition and its two uses.

Penn ESE680-002 Spring2007 -- DeHon

[Huang&Shen/Micro 1995] 18

## Example Value Reuse Profile




Figure 3-4 Sample VRP, from *tomcat4.1.1.Vmre2Jmp (00,30,15)*

Penn ESE680-002 Spring2007 -- DeHon

[Huang&Shen/Micro 1995]

19

## Interpreting VRP


- Huang and Shen data assume small number of Ops per cycle
- What happens if exploit more parallelism?
  - Values reused more frequently
  - Distances shorten

20

Recall

## Serialization

- Serialization
  - greater serialization → deeper retiming
  - **total:** same    **per compute:** larger



Penn ESE680-

21

## Idea

- Task, implemented with a given amount of parallelism
  - Will have a distribution of retiming requirements
  - May differ from task to task
  - May vary independently from compute/interconnect requirements
  - Another balance issue to watch
  - May need a canonical way to measure
    - Like Rent?

22

## Retiming Structure

23

Penn ESE680-002 Spring2007 -- DeHon

## Structures

- How do we implement programmable retiming?
- Concerns:
  - Area:  $\lambda^2/\text{bit}$
  - Throughput: bandwidth (bits/time)
  - Latency important when do not know when we will need data item again


24

Penn ESE680-002 Spring2007 -- DeHon

## Just Logic Blocks

- Most primitive

- build flip-flop out of logic blocks
  - $I \leftarrow D^* / \text{Clk} + I^* \text{Clk}$
  - $Q \leftarrow Q^* / \text{Clk} + I^* \text{Clk}$




- Area: 2 LUTs ( $800K \rightarrow 1M\lambda^2/\text{LUT}$  each)
- Bandwidth: 1b/cycle

25

Penn ESE680-002 Spring2007 -- DeHon

## Optional Output

- Real flip-flop (optionally) on output



- flip-flop:  $4-5K\lambda^2$

- Switch to select:  $\sim 5K\lambda^2$

- Area: 1 LUT ( $800K \rightarrow 1M\lambda^2/\text{LUT}$ )

- Bandwidth: 1b/cycle

26

Penn ESE680-002 Spring2007 -- DeHon


## Separate Flip-Flops

- Network flip flop w/ own interconnect

- + can deploy where needed

- requires more interconnect

- + Vary LUT/FF ratio
  - Arch. Parameter



- Assume routing  $\propto$  inputs

- 1/4 size of LUT

- Area:  $200K\lambda^2$  each

- Bandwidth: 1b/cycle

27

Penn ESE680-002 Spring2007 -- DeHon

## Deeper Options

- Interconnect / Flip-Flop is expensive

- How do we avoid?

28

Penn ESE680-002 Spring2007 -- DeHon

## Deeper

- Implication

- don't need result on every cycle

- number of regs > bits need to see each cycle


- $\rightarrow$  lower bandwidth acceptable

- $\rightarrow$  less interconnect

29

Penn ESE680-002 Spring2007 -- DeHon

## Deeper Retiming



30

Penn ESE680-002 Spring2007 -- DeHon

## Output

- Single Output
  - Ok, if don't need other timings of signal
- Multiple Output
  - more routing




31

Penn ESE680-002 Spring2007 -- DeHon

## Input


- More registers ( $K_x$ )
  - $7-10K\lambda^2/\text{register}$
  - $4\text{-LUT} \Rightarrow 30-40K\lambda^2/\text{depth}$
- No more interconnect than unretimed
  - **open**: compare savings to additional reg. cost
  - Area:  $1 \text{ LUT } (1M+d^*40K\lambda^2)$  get  $K_d$  regs
    - $d=4, 1.2M\lambda^2$
  - Bandwidth:  $K/\text{cycle}$ 
    - $1/d$  th capacity



32


Penn ESE680-002 Spring2007 -- DeHon

## HSRA Input



Penn ESE680-002 Spring2007 -- DeHon


## Input Retiming



34

Penn ESE680-002 Spring2007 -- DeHon

## HSRA Interconnect



Penn ESE680-002

## Recall

### Flop Experiment #2

- Pipeline and retime to HSRA cycle
  - place on HSRA
  - single LUT or interconnect timing domain
  - same MCNC benchmarks

Number of Registers	1	2	3	4	5	6	7	8	9	10	>10
Percentage	60	6.9	5.9	3.8	4.3	2.7	2.6	1.9	1.5	1.2	9.2


– average 4.7 registers/LUT

36


Penn ESE680-002 Spring2007 -- DeHon

## Input Depth Optimization

- Real design, fixed input retiming depth
  - truncate deeper and allocate additional logic blocks




## Extra Blocks (limited input depth)



38

Penn ESE680-002 Spring2007 -- DeHon


## With Chained Dual Output [can use one BLB as 2 retiming-only chains]



Penn ESE680-002 Spring2007 -- DeHon

39

## HSRA Architecture



## Register File


- From MIPS-X
  - $1K\lambda^2/\text{bit} + 500\lambda^2/\text{port}$
  - $\text{Area}(RF) = (d+6)(W+6)(1K\lambda^2/\text{ports} * 500\lambda^2)$
- $w>>6, d>>6 \ l+o=2 \Rightarrow 2K\lambda^2/\text{bit}$
- $w=1, d>>6 \ l=o=4 \Rightarrow 35K\lambda^2/\text{bit}$ 
  - comparable to input chain
- More efficient for wide-word cases

41

Penn ESE680-002 Spring2007 -- DeHon

## Xilinx CLB

- Xilinx 4K CLB
  - as memory
  - works like RF
- Area:  $1/2 \text{ CLB } (640K\lambda^2)/16 \approx 40K\lambda^2/\text{bit}$ 
  - but need 4 CLBs to control
- Bandwidth: 1b/2 cycle (1/2 CLB)
  - 1/16 th capacity



42

Penn ESE680-002 Spring2007 -- DeHon

## Virtex SRL16

- Xilinx Virtex 4-LUT
  - Use as 16b shiftreg
- Area:  $\sim 1M\lambda^2 / 16 \approx 60K\lambda^2 / \text{bit}$ 
  - Does not need CLBs to control
- Bandwidth: 1b/2 cycle (1/2 CLB)
  - 1/16 th capacity




Figure 21: Shift Register Configurations

Penn ESE680-002 Spring2007 -- DeHon

43

## Memory Blocks

- SRAM bit  $\approx 1200\lambda^2$  (large arrays)
- DRAM bit  $\approx 100\lambda^2$  (large arrays)
- Bandwidth: W bits / 2 cycles
  - usually single read/write
  - $1/2^A$  th capacity

Penn ESE680-002 Spring2007 -- DeHon

44

## Disk Drive

- Cheaper per bit than DRAM/Flash
  - (not MOS, no  $\lambda^2$ )
- Bandwidth: 150MB/s
  - For 1ns array cycle
    - $\sim 1\text{b}/\text{cycle} @ 1.2\text{Gb/s}$

Penn ESE680-002 Spring2007 -- DeHon

45

## Hierarchy/Structure Summary

- “Memory Hierarchy” arises from area/bandwidth tradeoffs
  - Smaller/cheaper to store words/blocks
    - (saves routing and control)
  - Smaller/cheaper to handle long retiming in larger arrays (reduce interconnect)
    - High bandwidth out of registers/shallow memories

$\lambda^2$	DRAM	SRAM	RF bit	FF/RF	RFx1	XC	In FF	net FF	FF/LUT
bw/cap. 1/10 <sup>7</sup>	100 1/10 <sup>5</sup> -10 <sup>3</sup>	1200 1/10 <sup>5</sup> -10 <sup>3</sup>	2K 1/100	5K 1/100	40K 1/100	40K 1/16	75K 1/4	200K 1/1	800K 1/1

Penn ESE680-002 Spring2007 -- DeHon

46

## Modern FPGAs

- Output Flop (depth 1)
- Use LUT as Shift Register (16)
- Embedded RAMs (16Kb)
- Interface off-chip DRAM (~0.1—1Gb)
- No retiming in interconnect
  - ....yet

Penn ESE680-002 Spring2007 -- DeHon

47

## Modern Processors

- DSPs have accumulator (depth 1)
- Inter-stage pipelines (depth 1)
  - Lots of pipelining in memory path...
- Reorder Buffer (4—32)
- Architected RF (16, 32, 128)
- Actual RF (256, 512...)
- L1 Cache (~64Kb)
- L2 Cache (~1Mb)
- L3 Cache (10-100Mb)
- Main Memory in DRAM (~10-100Gb)

Penn ESE680-002 Spring2007 -- DeHon

48

## Big Ideas [MSB Ideas]

- Tasks have a wide variety of retiming distances (depths)
- Retiming requirements affected by high-level decisions/strategy in solving task
- Wide variety of retiming costs
  - $100 \lambda^2 \rightarrow 1M\lambda^2$
- Routing and I/O bandwidth
  - big factors in costs
- Gives rise to memory (retiming) hierarchy

49