

ESE680-002 (ESE534): Computer Organization

Day 23: April 9, 2007
Control



Penn ESE680-002 Spring2007 -- DeHon

Previously

- Looked broadly at instruction effects
- Looked at structural components of computation
 - interconnect
 - compute
 - retiming
- Looked at time-multiplexing

2

Penn ESE680-002 Spring2007 -- DeHon

Today


- Control
 - data-dependent operations
- Different forms
 - local
 - instruction selection
- Architectural Issues

3

Penn ESE680-002 Spring2007 -- DeHon

Control

- **Control:** That point where the data affects the instruction stream (operation selection)
 - Typical manifestation
 - data dependent branching
 - if ($a=0$) OpA else OpB
 - bne
 - data dependent state transitions
 - new => goto S0
 - else => stay
 - data dependent operation selection



4

Penn ESE680-002 Spring2007 -- DeHon

Control


- **Viewpoint:** can have instruction stream sequence without control
 - *i.e.* static/data-independent progression through sequence of instructions is control free
 - C0→C1→C2→C0→C1→C2→C0 →...
 - Similarly, FSM w/ no data inputs
 - *E.g.* Day 5...non-branching datapath

5

Penn ESE680-002 Spring2007 -- DeHon

Day 5

Our “First” Programmable Architecture



6

Penn ES

Terminology (reminder)

- **Primitive Instruction (*pinst*)**

- Collection of bits which tell a bit-processing element what to do
- Includes:
 - select compute operation
 - input sources in space (interconnect)
 - input sources in time (retiming)

- **Configuration Context**

- Collection of all bits (*pinsts*) which describe machine's behavior on one cycle

7

Penn ESE680-002 Spring2007 -- DeHon

Why?

- Why do we need / want control?
- Static interconnect sufficient?
- Static sequencing?
- Static datapath operations?

8

Penn ESE680-002 Spring2007 -- DeHon

Back to “Any” Computation

- Design must handle all potential inputs (computing scenarios)
- Requires sufficient generality
- However, computation for any given input may be *much* smaller than general case.
- **Instantaneous** computation << potential computation

9

Penn ESE680-002 Spring2007 -- DeHon

Screwdriver Analogy

- Need capability to handle
 - Slothead
 - Phillips
 - Torq
 - Hex...
- But only need one at a time...

10

Penn ESE680-002 Spring2007 -- DeHon

Video Decoder

- *E.g.* Video decoder [frame rate = 33ms]
 - if (packet==FRAME)
 - if (type==I-FRAME)
 - I-FRAME computation
 - else if (type==B-FRAME)
 - B-FRAME computation

11

Penn ESE680-002 Spring2007 -- DeHon

Packet Processing

- If IP-V6 packet
 -
- If IP-V4 packet
 - ...
- If VoIP packet
 - ...
- If modem packet
 -

12

Penn ESE680-002 Spring2007 -- DeHon

Two Control Options

1. Local control
 - unify choices
 - build all options into spatial compute structure and select operation
2. Instruction selection
 - provide a different instruction (instruction sequence) for each option
 - selection occurs when chose which instruction(s) to issue


13

Penn ESE680-002 Spring2007 -- DeHon

FSM Example (local control)

FSM Description

```
Idle (00):
    if (Acyc & myAddr & Read)
        goto Wait1
    else
        goto Idle
Wait1 (01):
    goto Data
Data (10):
    Assert Dout
    goto Wait2
Wait2 (11):
    goto Idle
```



4 4-LUTs
2 LUT Delays

14

Penn ESE680-002 Spring2007 -- DeHon

FSM Example

Context 0 ($S1=0$)

$Dout = 0$
 $NS0 = /S0 * Acyc * myAddr * Read$
 $NS1 = S0$

3 4-LUTs
1 LUT Delay

Context 1 ($S1=1$)

$Dout = /S0$
 $NS0 = /S0$
 $NS1 = /S0$

Penn ESE680-002 Spring2007 -- DeHon

15

Local Control

- LUTs used \neq LUT evaluations produced
- → Counting LUTs not tell cycle-by-cycle LUT needs


16

FSM Example (Instruction)

Context 0 ($S1=0$)

$Dout = 0$
 $NS0 = /S0 * Acyc * myAddr * Read$
 $NS1 = S0$

3 4-LUTs
1 LUT Delay



Context 1 ($S1=1$)

$Dout = /S0$
 $NS0 = /S0$
 $NS1 = /S0$

Penn ESE680-002 Spring2007 -- DeHon

17

Local vs. Instruction

- If can decide early enough
 - and afford schedule/reload
 - instruction select → less computation
- If load too expensive
 - local instruction
 - faster
 - maybe even less capacity (AT)

18

How show up in modern µP?

- Instruction?
- Local control?

Penn ESE680-002 Spring2007 -- DeHon

19

Slow Context Switch

- Instruction selection profitable only at coarse grain
 - Xilinx ms reconfiguration times
 - HSRA µs reconfiguration times
 - still 1000s of cycles
- *E.g.* Video decoder [frame rate = 33ms]
 - if (packet==FRAME)
 - if (type==I-FRAME)
 - IF-context
 - else if (type==B-FRAME)
 - BF-context

Penn ESE680-002 Spring2007 -- DeHon

20

Local vs. Instruction

- For multicontext device
 - i.e. fast (single) cycle switch
 - factor according to available contexts
- For conventional devices
 - factor only for gross differences
 - and early binding time

Penn ESE680-002 Spring2007 -- DeHon

21

Optimization

- Basic Components
 - T_{load} -- config. time
 - T_{select} -- case compute time
 - T_{gen} -- generalized compute time
 - A_{select} -- case compute area
 - A_{gen} -- generalized compute area
- Minimize Capacity Consumed:
 - $AT_{local} = A_{gen} \times T_{gen}$
 - $AT_{select} =$
 - $A_{select} \times (T_{select} + T_{load})$
 - $T_{load} \rightarrow 0$ if can overlap w/ previous operation
 - know early enough
 - background load
 - have sufficient bandwidth to load

Penn ESE680-002 Spring2007 -- DeHon

22

FSM Control Factoring Experiment

Penn ESE680-002 Spring2007 -- DeHon

23

FSM Example

- FSM -- canonical “control” structure
 - captures many of these properties
 - can implement with deep multicontext
 - instruction selection
 - can implement as multilevel logic
 - unify, use local control
- Serve to build intuition

Penn ESE680-002 Spring2007 -- DeHon

24

Full Partitioning Experiment

- Give each state its own context
- Optimize logic in state separately
- Tools
 - mustang, espresso, sis, Chortle
- Use:
 - one-hot encodings for single context
 - smallest/fastest
 - dense for multicontext
 - assume context select needs dense

25

Penn ESE680-002 Spring2007 -- DeHon

Look at

- Assume stay in context for a number of LUT delays to evaluate logic/next state
- Pick delay from worst-case
- Assume single LUT-delay for context selection?
 - savings of 1 LUT-delay => comparable time
- Count LUTs in worst-case state

26

Penn ESE680-002 Spring2007 -- DeHon

Full Partition (Area Target)

FSM	States	Single Context		Context per State		Ratio $\frac{N_{LUT}}{N_{LUT, \text{single}}}$	Delta Levels		
		Levels	N_{LUT} (M^2)	Levels	N_{LUT} (M^2)				
bboard	10	6	26	1	6	9.6	0.43	5	
bbase	16	4	43.9	3	12	24.6	0.56	1	
bbias	6	3	7	6.1	1	5	6.34	1.0	2
beecount	7	4	14	12.3	1	7	9.4	0.77	3
csm	16	6	83	72.9	2	15	30.7	0.42	4
ck4	7	4	58	10	1	8	6.8	0.21	3
ck15	4	12	22.0	1	7	7.8	0.35	11	
ck16	27	5	80	70.2	1	8	23.2	0.33	4
ck17	8	6	19	16.7	1	6	8.5	0.51	5
ck32	15	2	20	6	1	7	7.9	0.79	1
dontf	24	2	46	40.4	1	6	16.0	0.40	1
ex1	20	7	120	106.4	2	29	61.4	0.58	5
ex4	14	7	21	18.4	1	13	24.6	1.33	6
ex6	8	5	57	50.0	1	11	15.7	0.31	4
key1b	19	7	112	98.5	4	14	24.0	0.92	3
mc	4	2	8	7.0	1	7	7.8	0.10	1
modulo12	12	6	12	10.5	1	5	8.7	0.82	5
planet	48	6	150	131.7	1	25	113.6	0.86	5
pma	24	6	82	72.0	2	15	40.1	0.56	4
s1	20	5	137	135	5	25	25.0	0.49	0
s1488	48	6	152	133.5	3	27	122.7	0.92	3
s1a	20	5	72	63.2	7	21	49.0	0.78	-2
s208	18	4	38	33.4	1	7	15.4	0.46	3
s27	6	2	5	4.4	1	4	5.1	1.20	1
s366	15	3	45	49	2	12	17.8	0.59	3
s420	18	3	40	35.1	1	7	15.4	0.44	2
s510	47	5	54	47.4	1	13	58.1	1.22	4
s8	5	4	12	10.5	1	4	4.7	0.45	3
s820	25	6	82	80.8	3	30	82.5	1.02	3
s93	32	7	178	165.5	5	30	49.0	0.63	2
sse	16	4	50	43.9	3	12	24.6	0.56	1
styr	30	7	186	163.3	4	21	65.9	0.40	3
tsk	32	8	340	298.5	6	33	108.8	0.36	2

Average

3

Penn ESE680-002 Spring2007 -- DeHon

Full Partition (Delay Target)

FSM	States	Single Context		Context per State		Area (M^2)	Ratio $\frac{N_{LUT}}{N_{LUT, \text{single}}}$	Delta Levels	
		Levels	N_{LUT} (M^2)	Levels	N_{LUT} (M^2)				
bboard	10	3	48	35.1	1	6	9.5	0.27	2
bbase	16	3	60	52.7	1	14	28.7	0.54	1
bbias	6	2	9	7.9	1	5	6.3	0.86	1
beecount	7	2	16	16.7	1	7	9.4	0.57	1
csm	16	4	97	92	2	30	30.0	0.26	2
ck14	7	3	67	58.8	1	8	10.8	0.18	2
ck15	4	3	37	32.5	1	7	7.8	0.24	2
ck16	27	3	83	72.9	1	8	23.2	0.32	2
ck17	8	2	26	22.8	1	6	8.5	0.37	1
ck32	15	2	20	16.5	1	7	13.8	0.79	1
donfle	24	2	46	40.4	1	6	16.0	0.40	1
ex1	20	4	151	132.6	2	26	61.4	0.46	2
ex4	14	2	25	22.0	1	13	24.6	1.12	1
ex6	8	3	62	54.4	1	11	15.7	0.29	2
expb	19	4	150	131.7	3	28	59.2	0.45	2
mc	4	2	8	7.0	1	7	7.8	1.10	1
modulo12	12	1	13	11.4	1	5	8.7	0.76	0
planet	48	4	172	151.0	1	25	113.6	0.75	3
pma	24	4	136	122.0	2	15	40.1	0.33	1
s1	20	5	105	95.5	3	30	70.8	0.41	1
s1488	48	4	163	140.7	2	28	127.2	0.79	2
s1a	20	3	107	93.9	4	30	70.8	0.75	-1
s208	18	3	40	35.1	1	7	15.4	0.44	2
s27	6	2	5	4.4	1	4	5.0	1.16	1
s366	15	3	45	44.4	2	12	21.7	0.86	2
s420	18	3	40	38.1	2	7	15.4	0.44	2
s510	47	3	76	66.7	1	13	58.1	0.87	2
s8	5	2	13	11.4	1	4	4.8	0.42	1
s820	25	3	137	120.3	3	30	82.5	0.69	0
snd	32	4	224	194.7	3	43	141.1	0.77	1
styr	30	5	285	250.2	3	23	72.2	0.29	2
tsk	32	5	510	447.8	4	42	138.4	0.31	1

Average

28

Penn ESE680-002 Spring2007 -- DeHon


Full Partitioning


- Full partitioning comes out better
 - ~40% less area
- Note: full partition may not be optimal area case
 - e.g. intro example,
 - no reduction in area or time beyond 2-context implementation
 - 4-context (full partition) just more area
 - (additional contexts)

29

Penn ESE680-002 Spring2007 -- DeHon

Partitioning versus Contexts (Area)





Partitioning versus Contexts (Heuristic)

- Start with dense mustang state encodings
- Greedily pick state bit which produces – least greatest area split – least greatest delay split
- Repeat until have desired number of contexts

32

Penn ESE680-002 Spring2007 -- DeHon

Partition to Fixed Number of Contexts

FSM	States	Best Single Context	Area Ratio by Number of Context						
			Dense Encodings						
		1	2	4	8	16	32	64	
Area Target									
average ratio		1.00	1.51	0.86	0.63	0.56	0.70	1.09	1.92
average delta		0.00	-0.27	0.33	1.27	2.18	2.70	3.03	3.06
Delay Target									
average ratio		1.00	1.45	1.05	0.59	0.50	0.62	0.95	1.67
average delta		0.00	-0.91	-0.48	0.06	0.64	0.91	1.15	1.21

N.B. - more realistic, device has fixed number of contexts.

33

Penn ESE680-002 Spring2007 -- DeHon

Extend Comparison to Memory

- Fully local => compute with LUTs
- Fully partitioned => lookup logic (context) in memory and compute logic
- How compare to fully memory?
 - Simply lookup result in table?

34

Penn ESE680-002 Spring2007 -- DeHon

Memory FSM Compare (small)

FSM	states	ins	outs	Min area ($M\lambda^2$)	Integral Addr. & Data Organization	Memory area ($M\lambda^2$)	FPGA area ($M\lambda^2$)	8-cfx DPGA area ($M\lambda^2$)	
								1	2
bbitas	6	2	2	0.1	$2^5 \times 5$	0.2	6.1	7.1	
dk15	4	3	5	0.3	$2^5 \times 7$	0.3	21.9	10.0	
dk17	8	2	3	0.2	$2^5 \times 6$	0.2	16.7	8.5	
dk512	15	1	3	0.3	$2^5 \times 7$	0.3	17.6	10.0	
mc	4	3	5	0.3	$2^5 \times 7$	0.3	7.0	10.0	
modulo12	12	1	1	0.1	$2^5 \times 5$	0.2	10.5	7.1	
beecount	7	3	4	0.5	$2^5 \times 7$	0.5	12.3	10.0	
dk14	7	3	5	0.5	$2^5 \times 8$	0.6	50.9	11.4	
dk16	27	2	3	1.0	$2^5 \times 8$	1.3	70.2	11.4	
dormfile	24	2	1	0.7	$2^5 \times 6$	0.9	40.4	8.5	
s27	6	4	1	0.5	$2^5 \times 4$	0.6	4.4	5.7	
s8	5	4	1	0.4	$2^5 \times 4$	0.6	10.5	5.7	
bbbara	10	4	2	1.2	$2^5 \times 6$	1.8	21.9	11.4	
ex6	8	5	8	3.4	$2^{11} \times 11$	3.4	50.0	15.7	
ex4	14	6	9	14.0	$2^{10} \times 13$	16.0	18.4	18.5	
bbse	16	7	7	27.0	$2^{11} \times 11$	27.0	43.9	21.4	
cse	16	7	7	27.0	$2^{11} \times 11$	27.0	43.9	18.5	
tbk	32	6	3	19.7	$2^{11} \times 8$	19.7	298.5	64.1	

Memory FSM Compare (large)

FSM	states	ins	outs	Min area ($M\lambda^2$)	Integral Addr. & Data Organization	Memory area ($M\lambda^2$)	FPGA area ($M\lambda^2$)	8-cfx DPGA area ($M\lambda^2$)	
								1	2
sse	16	7	7	27.0	$2^{11} \times 11$	27.0	43.9	21.4	
s386	13	7	7	22.9	$2^{11} \times 11$	27.0	36.9	18.5	
keyb	19	7	2	20.4	$2^{12} \times 7$	34.4	98.3	31.3	
planet	48	7	19	184.3	$2^{18} \times 25$	245.8	131.7	54.1	
pma	24	8	8	95.8	$2^{19} \times 13$	127.8	72.0	34.2	
s1	20	8	6	67.6	$2^{19} \times 11$	108.1	120.3	62.7	
s1a	20	8	6	67.6	$2^{19} \times 11$	108.1	63.2	54.1	
ex1	20	9	19	294.9	$2^{14} \times 24$	471.9	105.4	55.5	
s1488	48	8	19	368.6	$2^{14} \times 25$	491.5	133.5	74.0	
styr	30	9	10	276.5	$2^{14} \times 15$	294.9	163.3	57.0	
s208	18	11	2	309.7	$2^{16} \times 7$	550.5	33.4	12.8	
snd	32	11	9	1101.0	$2^{19} \times 14$	1101.0	156.3	62.7	
s220	25	18	19	188743.7	$2^{23} \times 24$	241591.9	80.8	64.1	
s420	18	19	2	79272.3	$2^{24} \times 7$	140928.6	35.1	14.2	
s510	47	19	7	384408.9	$2^{26} \times 13$	523449.1	47.4	25.6	

Penn ESE680-002 Spring2007 -- DeHon

Memory FSM Compare (notes)

- Memory selected was “optimally” sized to problem
 - in practice, not get to pick memory allocation/organization for each FSM
 - no interconnect charged
- Memory operate in single cycle
 - but cycle slowing with inputs
- Smaller for <11 state+input bits
- Memory size not affected by CAD quality (FPGA/DPGA is)

Penn ESE680-002 Spring2007 -- DeHon

37

Control Granularity

Penn ESE680-002 Spring2007 -- DeHon

38

Control Granularity

- What if we want to run multiple of these FSMs on the same component?
 - Local
 - Instruction

Penn ESE680-002 Spring2007 -- DeHon

39

Consider

- Two network data ports
 - states: idle, first-datum, receiving, closing
 - data arrival uncorrelated between ports

Penn ESE680-002 Spring2007 -- DeHon

40

Local Control Multi-FSM

- Not rely on instructions
- Each wired up independently
- Easy to have multiple FSMs
 - (units of control)

Penn ESE680-002 Spring2007 -- DeHon

41

Instruction Control


- If FSMs advance orthogonally
 - (really independent control)
 - context depth => product of states
 - for full partition
 - *i.e.* w/ single controller (PC)
 - must create product FSM
 - which may lead to state explosion
 - N FSMs, with S states => S^N product states
 - This example:
 - 4 states, 2 FSMs => 16 state composite FSM

Penn ESE680-002 Spring2007 -- DeHon

42

Architectural Questions

- How many pinsts/controller?
- Fixed or Configurable assignment of controllers to pinsts?
– ...what level of granularity?



Architectural Questions

- Effects of:
 - Too many controllers?
 - Too few controllers?
 - Fixed controller assignment?
 - Configurable controller assignment?

44

Penn ESE680-002 Spring2007 -- DeHon

Architectural Questions

- Too many:
 - wasted space on extra controllers
 - synchronization?
- Too few:
 - product state space and/or underuse logic
- Fixed:
 - underuse logic if when region too big
- Configurable:
 - cost interconnect, slower distribution

45

Penn ESE680-002 Spring2007 -- DeHon

Control and FPGAs

- Local/single instruction not rely on controller
- Potential strength of FPGA
- Easy to breakup capacity and deploy to orthogonal tasks
- How processor handle orthogonal tasks?
– Efficiency?

46

Penn ESE680-002 Spring2007 -- DeHon

Control and FPGAs

- Data dependent selection
 - potentially fast w/ local control compared to μ P
 - Can examine many bits and perform multi-way branch (output generation) in just a few LUT cycles
 - μ P requires sequence of operations

47

Penn ESE680-002 Spring2007 -- DeHon

Architecture Instr. Taxonomy

Control Threads (PCs)			
pinsts per Control Thread			
Instruction Depth			
Granularity			
Architecture/Examples			
0	0	n/a	Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)
n	1	w	FPGA
			Reconfigurable ALUs
1	c	w	n _c · 1 Bitwise SIMD
			Traditional Processors
		n _c · w	Vector Processors
1	c	1	DPGA
n	8	16	PADDI
	c	w	VLIW
m	n	1	HSRA/SCORE
1	c	n _c · w	MSIMD
	c	1	VEGA
m	1	8 · 16	PADDI-2
	c	w	MIMD (traditional)

48

Penn ESE680-002 Spring2007 -- DeHon

Admin

49

Penn ESE680-002 Spring2007 -- DeHon

Big Ideas [MSB Ideas]

- **Control:** where data effects instructions (operation)
- Two forms:
 - local control
 - all ops resident → fast selection
 - instruction selection
 - may allow us to reduce **instantaneous** work requirements
 - introduce issues
 - depth, granularity, instruction load time

50

Penn ESE680-002 Spring2007 -- DeHon

Big Ideas [MSB-1 Ideas]

- Intuition => looked at canonical FSM case
 - few context can reduce LUT requirements considerably (factor dissimilar logic)
 - similar logic more efficient in local control
 - overall, moderate contexts (e.g. 8)
 - exploits both properties
 - better than extremes
 - single context (all local control)
 - full partition
 - flat memory (except for smallest FSMs)

51

Penn ESE680-002 Spring2007 -- DeHon