

ESE680-002 (ESE534): Computer Organization

Day 26: April 18, 2007
Et Cetera...



Penn ESE680-002 Spring2007 -- DeHon

Today

- Soft Error Data
- Energy and Faults
- Defect Tolerance and FPGAs
- Big Picture Review this Course
- Things we didn't talk about
 - Model
 - Programming
 - Mapping
- Feedback Forms
 - SEAS
 - For course

2

Penn ESE680-002 Spring2007 -- DeHon

Soft Errors

- FPGA configurations stored in SRAM
- SRAM now susceptible to soft errors
- Upset configuration bit (pinstr)
 - Cause errors in operation

Penn ESE680-002 Spring2007 -- DeHon


3

Background: What is Terrestrial-based Radiation?

- Terrestrial-based radiation primarily from neutrons
 - Cause memory upsets
- Flux dependent on longitude, latitude, altitude and geomagnetic rigidity
 - Radiation peaks at high altitudes and near poles
 - Soft errors (SEUs) increase accordingly




Penn ESE680-002 Spring2007 -- DeHon



NASA

[Quinn and Graham/FCCM2005]



Induced Soft Errors

- People have deliberately induced soft errors to
 - Break crypto
 - Break JVM security
- Gives a way to change bits which security should be preventing

Penn ESE680-002 Spring2007 -- DeHon

6

Margins, Energy, and Fault Rate

- Worst-case margins
 - Uncertainty tax
 - Getting larger with increasing variation
 - Costs energy and performance
- Reduce Voltage to reduce Energy
 - $E \propto CV^2$
- For storage
 - Lower barrier to electrons hopping out of well
- Reducing energy → increasing fault rate

7

Penn ESE680-002 Spring2007 -- DeHon

Margins, Energy, and Fault Rate

18x18 Multiplier on Virtex2 at 90MHz



[Austin et al.--IEEE Computer, March 2004]

8

Penn ESE680-002 Spring2007 -- DeHon

Impact: Energy/Reliability

- Can trade off energy with reliability
- Reduce voltage → increase failures
- Can we get net win?
 - If check/recovery energy < energy savings

9

Penn ESE680-002 Spring2007 -- DeHon

FPGA Defect Tolerance

- Configuration built in → already paid for
- Three models:
 1. Perfect component
 2. Defect map with global (re)mapping
 3. Defect map with local sparing

10

Penn ESE680-002 Spring2007 -- DeHon


Perfect Component

- Like Memory Case
- Add extra, hidden resources
- Use to repair so looks perfect
- E.g. Spare Row/Column
- In use by Altera
 - Many patents
 - Claim significantly improves yield APEX 20KE

11

Penn ESE680-002 Spring2007 -- DeHon


Row/Column Sparing



12

Penn ESE680-002 Spring2007 -- DeHon

Coarse-Grain Sparing Overheads



Penn ESE680-002 Spring2007 -- DeHon

[Yu&Lemieux/FPT2005] 13

Perfect Component

- Coarse-grained – spare large units
- Expensive in area
- ✓ Doesn't change model
- ✓ Single mapping still works for all parts

14

Global Remapping

- Mark cells, wires as bad
- Make sure there are enough good cells
- Perform placement/routing per component
- Used in HP TERAMAC
 - Tolerate 3% interconnect, 10% LUT defects

[Culbertson et al. / FCCM1997]

Penn ESE680-002 Spring2007 -- DeHon

15

Global Mapping

- Mapping is slow
 - Must perform for each component
- ✓ Minimum area overhead
 - Mostly just the defective LUTs, interconnect

16


Local Mapping

- Organize in local pools of interchangeable resources
- Provision spares in each pool
 - Like spare rows in a memory bank
- Avoid global remap, just exchange locally


Penn ESE680-002 Spring2007 -- DeHon

17

Locally Substitutable Resources



Penn ESE680-002 Spring2007 -- DeHon




18

Day 25

Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N
 - Same idea



19

Penn ESE680-002 Spring2007 -- DeHon


With FPGAs

- Cut into $k \times k$ tiles (at least logically)
- Provision spare within tile
- Precompute placements for all defect options within tile
- At load time
 - Lookup correct configuration based on tile defects
 - Stitch together full design from tiles

[Lach et al. / FPGA 1998] 20

Penn ESE680-002 Spring2007 -- DeHon

2x2 Tile Example



[Lach et al. / FPGA 1998] 21

Penn ESE680-002 Spring2007 -- DeHon

Local Sparing

- Potentially expensive to support
- Requires more spares than global mapping
 - Must have spares local
- ✓ No global remap
 - Accommodate per component failures quickly/easily
 - fast

22

Penn ESE680-002 Spring2007 -- DeHon

Review

23

Penn ESE680-002 Spring2007 -- DeHon

Engineering Discipline

- Computations implemented in Matter
 - Require Area, Delay, Energy
 - Can Fail
- Quantify costs
- Explore how to minimize
- Approach systematically

24

Penn ESE680-002 Spring2007 -- DeHon

Themes


- Costs
- Change
- Design Space
- Parameterization
- Structure in Computations
 - Induces much of parameterization
 - $W, c/L_{path}, \text{Rent}(c,p), d, \text{controllers}$

25

Penn ESE680-002 Spring2007 -- DeHon

Computing Device

- Composition
 - Bit Processing elements
 - Interconnect: space
 - Interconnect: time
 - Instruction Memory



26

Architecture Instruction Taxonomy


Control Threads (PCs)			
Pinsts per Control Thread			
Instruction Depth			
Granularity			Architecture/Examples
0	0	n/a	Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)
		1	FPGA
	n	1	Reconfigurable ALUs
		$n_c \cdot 1$	Bitwise SIMD
	1	c	Traditional Processors
		$n_c \cdot w$	Vector Processors
		1	DPGA
	m	8 16	PADDI
		c	VLIW
	n	1	HSPA/SCORE
	1	c	MSIMD
		1	VEGA
	m	8 16	PADDI-2
		c	MIMD (traditional)

27

Penn ESE680-002 Spring2007 -- DeHon

Balance

- Instructions vs Compute
- Compute vs Interconnect
- Retiming with compute and interconnect



28

Penn ESE680-002 Spring2007 -- DeHon


Methodology

- Architecture model (parameterized)
- Cost model
- Important task characteristics/structure
- Mapping Algorithm
 - Map to determine resources
- Apply cost model
- Digest results
 - find optimum (multiple?)
 - understand conflicts (avoidable?)

29

Penn ESE680-002 Spring2007 -- DeHon


Mapped LUT Area



30

Penn ESE680-002 Spring2007 -- DeHon


Resources × Area Model ⇒ Area



Penn ESE680-002 Spring2007 -- DeHon

31

Control: Partitioning versus Contexts (Area)



CSE benchmark

Penn ESE680-4

Area in [M²]

Logic Levels (L)

N_{LUT}

Area in [M²]

Number of Contexts (C)

Number of Contexts (C)

Number of Contexts (C)

Things we didn't talk about

Penn ESE680-002 Spring2007 -- DeHon

33


Important (not in this course)

- Human time
 - Model
 - How should we reason about computation
 - How allow to scale automatically
 - Programming
 - How to capture application, freedom
- Compute/tool time
 - Algorithms to optimize

Penn ESE680-002 Spring2007 -- DeHon

34


Computational Models



Penn ESE680-002 Spring2007 -- DeHon

35

System Architectures



Penn ESE680-002 Spring2007 -- DeHon

36

Feedback

37

Penn ESE680-002 Spring2007 -- DeHon