



5

Stateless Functions (Combinational Logic)

• Compute some "function" $-f(i_0,i_1,...i_n) \rightarrow o_0,o_1,...o_m$

n ESE680-002 Spring2007 -- DeHor

Each unique input vector

 implies a particular, deterministic, output vector





- Gate: small Boolean function
- **Goal**: assemble gates to *cover* our desired Boolean function
- Collection of gates should implement *same* function
- I.e. collection of gates and Boolean function should have same Truth Table
 SEE80-002 Spring2007 -- DeHon

Truth Table	
 o=/a*/b*c+/a*b*/c+a*b*/c+a*/b*c 	
abc o	
0 0 0 0	
0 0 1 1	
0 1 0 1	
0 1 1 0	
1000	
1011	
1 1 0 1	
Penn ESE680-002 Spring2007 DeHon	11

There is a Minimum Area Implementation

Consider all combinations of fewer gates:
 – any smaller with same truth table?
 there must be a smallest and

20

- there must be a smallest one.

ESE680-002 Spring2007 -- DeHor

- This is a simple instance of the general point:
 - ...When technology costs change
 - → the optimal solution changes.
- In this case, we can develop an automated decision procedure which takes the costs as a parameter.

Penn ESE680-002 Spring2007 -- DeHon

Don't Cares	
 Sometimes will have incompletely specified functions: 	
abc o	
0 0 0 1	
$0 \ 0 \ 1 \ 1$	
0 1 0 1	
0 1 1 x	
1 0 0 x	
$1 \ 0 \ 1 \ 0$	
$1 \ 1 \ 0 \ 0$	
Penn ESE680-002 Spring 200 A- Detton O	25

Don't Ca	res
 Will want to pick don't ca minimize implementation 	are values to costs:
abc o	abc o
0001	0 0 0 1
$0 \ 0 \ 1 \ 1$	0 0 1 1
0 1 0 1	0 1 0 1
0 1 1 x	0 1 1 1
100 x	$1 \ 0 \ 0 \ 0$
$1 \ 0 \ 1 \ 0$	$1 \ 0 \ 1 \ 0$
$1 \ 1 \ 0 \ 0$	1 1 0 0
Penn ESE680-002 Spring2007 - DeHon 0	1 1 1 0 26

Delay and Area Optimum Differ

- I1: ((a*b) + (c*d))*e*f

E680-002 Spring2007 -- DeHor

- -12: ((a*b*e*f)+(c*d*e*f))
- D(and2)=130ps, D(and3)=150ps, D(and4)=170ps
 D(I2)<D(I1)
- gate size proportional to number of inputs:
 A(I1)<A(I2)

37

39

• Induced Tradeoff -- cannot always simultaneously minimize area and delay cost

Does delay in Gates make Sense?

- Consider a balanced tree of logic gates of depth (tree height) n.
- Does this have delay n?
 (unit delay gates)
- How big is it? (unit gate area)
- How long a side?

ESE680-002 Spring2007 -- DeHon

• Minimum wire length from input to output?

38

Delay in Gates make Sense?
(continuing example)
How big is it? (unit gate area) 2ⁿ
How long a side? Sqrt(2ⁿ)= 2^(n/2)
Minimum wire length from input to output? - 2*2^(n/2)
Delay per unit length? (speed of light

 Delay per unit length? (speed of light limit)
 Delay∞2^(n/2)

ESE680-002 Spring2007 -- DeHon

FSM Equivalence

- · Harder than Boolean logic
- · Doesn't have unique canonical form
- · Consider:
 - state encoding not change behavior
 - two "equivalent" FSMs may not even have the same number of states
 - can deal with infinite (unbounded) input
 - ...so cannot enumerate output in all cases

62

nn ESE680-002 Spring2007 -- DeHon

Big Ideas [MSB Ideas]

- Can implement any Boolean function in gates
- Can implement any FA with gates and registers

ESE680-002 Spring2007 -- DeHor

68

ESE680-002 Spring2007 -- DeHor