

ESE680-002: Computer Organization

Day 3: January 17, 2007
Arithmetic and Pipelining



Penn ESE680-002 Spring2007 -- DeHon

Last Time

- Boolean logic \Rightarrow computing **any** finite function
- Sequential logic \Rightarrow computing **any** finite automata
 - included some functions of unbounded size
- Saw gates and registers
 - ...and a few properties of logic

2

Penn ESE680-002 Spring2007 -- DeHon

Today

- Addition
 - organization
 - design space
 - area, time
- Pipelining
- Temporal Reuse
 - area-time tradeoffs

3

Penn ESE680-002 Spring2007 -- DeHon

Why?

- Start getting a handle on
 - Complexity
 - Area and time
 - Area-time tradeoffs
 - Parallelism
 - Regularity
- Arithmetic underlies much computation
 - grounds out complexity

4

Penn ESE680-002 Spring2007 -- DeHon

Example: Bit Level Addition

- Addition
 - (everyone knows how to do addition base 2, right?)
- C:** 11011010000
A: 01101101010
B: 01100101100
S: 11110010110

5

Penn ESE680-002 Spring2007 -- DeHon

Addition Base 2

- $A = a_{n-1} * 2^{(n-1)} + a_{n-2} * 2^{(n-2)} + \dots + a_1 * 2^1 + a_0 * 2^0 = \sum (a_i * 2^i)$
- $S = A + B$
- What is the function for s_i ... carry?
- $s_i = (\text{xor } a_i \text{ } b_i) \text{ (xor } a_i \text{ } b_i)$
- $\text{carry}_i = (a_{i-1} + b_{i-1} + \text{carry}_{i-1}) \geq 2 = (\text{or } (a_{i-1} \text{ } b_{i-1}) \text{ (and } a_{i-1} \text{ } \text{carry}_{i-1}) \text{ (and } b_{i-1} \text{ } \text{carry}_{i-1}))$

6

Penn ESE680-002 Spring2007 -- DeHon

Adder Bit


- $S = (\text{xor } a \text{ } b \text{ carry})$
- $t = (\text{xor2 } a \text{ } b); s = (\text{xor2 } t \text{ carry})$
- $\text{xor2} = (\text{and } (\text{not } (\text{and2 } a \text{ } b))$
 $(\text{not } (\text{and2 } (\text{not } a) \text{ } (\text{not } b))))$
- $\text{carry} = (\text{not } (\text{and2 } (\text{not } (\text{and2 } a \text{ } b))$
 $(\text{and2 } (\text{not } (\text{and2 } b \text{ carry})) \text{ (not } (\text{and2 } a \text{ carry}))))$

7

Penn ESE680-002 Spring2007 -- DeHon


Ripple Carry Addition

- Shown operation of each bit
- Often convenient to define logic for each bit, then assemble:
 - bit slice



Penn ESE680-002 Spring2007 -- DeHon

Ripple Carry Analysis




What is area and delay?

- Area: $O(N)$ [6n]
- Delay: $O(N)$ [n+3]

9

Penn ESE680-002 Spring2007 -- DeHon


Can we do better?



10

Important Observation

- Do we have to wait for the carry to show up to begin doing useful work?
 - We do have to know the carry to get the right answer.
 - But, it can only take on two values




11

Penn ESE680-002 Spring2007 -- C

Idea


- Compute both possible values and select correct result when we know the answer



Penn ESE680-002 Spring2007 .

Preliminary Analysis

- Delay(RA) --Delay Ripple Adder
- Delay(RA(n)) = $k \cdot n$
- Delay(RA(n)) = $2 \cdot (k \cdot n/2) = 2 \cdot DRA(n/2)$
- Delay(P2A) -- Delay Predictive Adder
- Delay(P2A)=DRA($n/2$)+D(mux2)
- ...almost half the delay!




Penn ESE680-002 Spring2007 -- DeHon

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition

14

Recurse



15

Penn ESE680-002 Spring2007 -- DeHon

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition
- $\text{Delay}(P4A(n)) = \text{Delay}(RA(n/4)) + D(\text{mux2}) + D(\text{mux2})$
- $\text{Delay}(P4A(n)) = \text{Delay}(RA(n/4)) + 2 \cdot D(\text{mux2})$

16

Recurse

- By know we realize we've been using the wrong recursion
 - should be using the Predictive Adder in the recursion
- $\text{Delay}(PA(n)) = \text{Delay}(PA(n/2)) + D(\text{mux2})$
- Every time cut in half...?
- How many times cut in half?
- $\text{Delay}(PA(n)) = \log_2(n) \cdot D(\text{mux2}) + C$

17

Penn ESE680-002 Spring2007 -- DeHon


Another Way

(Parallel Prefix)

18

CLA

- Think about each adder bit as a computing a function on the carry in
 - $C[i] = g(c[i-1])$
 - Particular function f will depend on $a[i], b[i]$
 - $G = f(a, b)$




Penn ESE680-002 Spring2007 -- DeHon

19

Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$
 - $a[i]=b[i]=1$
 - $g(x)=x$
 - $a[i] \text{ xor } b[i]=1$
 - $g(x)=0$
 - $a[i]=b[i]=0$



Penn ESE680-002 Spring2007 -- DeHon

20

Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$
 - $a[i]=b[i]=1$
 - $g(x)=x$
 - $a[i] \text{ xor } b[i]=1$
 - $g(x)=0$
 - $a[i]=b[i]=0$


Generate
Propagate
Squash

Penn ESE680-002 Spring2007 -- DeHon

21

Combining

- Want to combine functions
 - Compute $c[i]=g_i(g_{i-1}(c[i-2]))$
 - Compute compose of two functions
- What functions will the compose of two of these functions be?
 - Same as before
 - Propagate, generate, squash



Penn ESE680-002 Spring2007 -- DeHon

22

Compose Rules (LSB MSB)

- | | |
|------|------|
| • GG | • SG |
| • GP | • SP |
| • GS | • SS |
| • PG | |
| • PP | |
| • PS | |

Penn ESE680-002 Spring2007 -- DeHon

23

Compose Rules (LSB MSB)


- | | |
|----------|----------|
| • GG = G | • SG = G |
| • GP = G | • SP = S |
| • GS = S | • SS = S |
| • PG = G | |
| • PP = P | |
| • PS = S | |

Penn ESE680-002 Spring2007 -- DeHon

24


Combining

- Do it again...
- Combine $g[i-3, i-2]$ and $g[i-1, i]$
- What do we get?




Penn ESE680-002 Spring2007 -- I

Reduce Tree



26

Prefix Tree



Penn ESE680-002 Spring2007 -- DeHon

Parallel Prefix

- Important **Pattern**
- Applicable any time operation is **associative**
- Examples of associative functions?
 - Non-associative?
- Function Composition is always associative

28

Note: Constants Matter

- Watch the constants
- Asymptotically this Carry-Lookahead Adder (CLA) is great
- For small adders can be smaller with
 - fast ripple carry
 - larger combining than 2-ary tree
 - mix of techniques
- ...will depend on the technology primitives and cost functions

29

Two's Complement

- Everyone seemed to know Two's complement
- 2's complement:
 - positive numbers in binary
 - negative numbers
 - subtract 1 and invert
 - (or invert and add 1)

30

Penn ESE680-002 Spring2007 -- DeHon

Two's Complement

- $2 = 010$
- $1 = 001$
- $0 = 000$
- $-1 = 111$
- $-2 = 110$

Penn ESE680-002 Spring2007 -- DeHon

31

Addition of Negative Numbers?

- ...just works

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

Penn ESE680-002 Spring2007 -- DeHon

32

Subtraction


- Negate the subtracted input and use adder
 - which is:
 - invert input and add 1
 - works for both positive and negative input
- $-001 \rightarrow 110 + 1 = 111$
 $-111 \rightarrow 000 + 1 = 001$
 $-000 \rightarrow 111 + 1 = 000$
 $-010 \rightarrow 101 + 1 = 110$
 $-110 \rightarrow 001 + 1 = 010$

Penn ESE680-002 Spring2007 -- DeHon

33

Subtraction (add/sub)

- **Note:** you can use the “unused” carry input at the LSB to perform the “add 1”



Penn ESE680-002 Spr

!

Overflow?

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

A: 001	A: 011	A: 111	
B: 001	B: 001	B: 100	
S: 010	S: 100	S: 011	

- Overflow=(A.s==B.s)*(A.s!=S.s)

Penn ESE680-002 Spring2007 -- DeHon

35

Reuse

Penn ESE680-002 Spring2007 -- DeHon

36

Reuse


- In general, we want to reuse our components in time

– not disposable logic



- How do we do that?

– Wait until done, someone's used output




37

Penn ESE680-002 Spring2007 -- DeHon


Reuse: “Waiting” Discipline

- Use registers and timing (or acknowledgements) for orderly progression of data



Penn ESE680-002 Spring2007 -- DeHon


Example: 4b Ripple Adder



- Recall 1 gates/
- Latency and throughput?**
- Latency: 4 gates to S3
- Throughput: 1 result / 4 gate delays max

Penn ESE680-002 Spring2007 -- DeHon


Can we do better?



40

Stagger Inputs


- Correct if expecting A,B[3:2] to be staggered one cycle behind A,B[1:0]
- ...and succeeding stage expects S[3:2] staggered from S[1:0]



Penn ESE680-002 Spring2007 -- DeHon


Align Data / Balance Paths

Good discipline to line up pipe stages in diagrams.



Penn ESE680-002 Spring2007 -- DeHon

Example: 4b RA pipe 2



- Recall 1 gates/FA
- **Latency and Throughput?**
- Latency: 4 gates to S3
- Throughput: 1 result / 2 gate delays max

43

Penn ESE680-002 Spring2007 -- DeHon

Deeper?


- Can we do it again?
- What's our limit?
- Why would we stop?

44

Penn ESE680-002 Spring2007 -- DeHon

More Reuse


- Saw could pipeline and reuse FA more frequently
- Suggests we're **wasting** the FA part of the time in non-pipelined



Penn ESE680-002 Spring2007 -- DeHon

More Reuse (cont.)

- If we're willing to take 4 gate-delay units, do we need 4 FAs?




46

Penn ESE680-002 Spring2007 -- DeHon

Ripple Add (pipe view)

Can pipeline to FA.

What if don't need the throughput?




If don't need throughput, reuse FA on **SAME** addition.

47

Penn ESE680-002 Spring2007 -- DeHon

Bit Serial Addition




Assumes LSB first ordering of input data.

3

Penn ESE680-002 Spring2007 -- DeHon

Bit Serial Addition: Pipelining

- Latency and throughput?
- Latency: 4 gate delays
- Throughput: 1 result / 5 gate delays
- Can squash Cout[3] and do in 1 result/4 gate delays
- registers do have time overhead
 - setup, hold time, clock jitter



49

Penn ESE680-002 Spring2007 -- DeHon

Multiplication

- Can be defined in terms of addition
- Ask you to play with implementations and tradeoffs in homework 2
 - Out today
 - Pickup from syllabus page on web

50

Penn ESE680-002 Spring2007 -- DeHon


Compute Function

- Compute:
 $y = Ax^2 + Bx + C$
- Assume
 - $-D(Mpy) > D(Add)$
 - $-A(Mpy) > A(Add)$

51

Penn ESE680-002 Spring2007 -- DeHon

Spatial Quadratic




- $D(\text{Quad}) = 2*D(Mpy)+D(\text{Add})$
- Throughput $1/(2*D(Mpy)+D(\text{Add}))$
- $A(\text{Quad}) = 3*A(Mpy) + 2*A(\text{Add})$

52

Penn ESE680-002 Spring2007 -- DeHon

Pipelined Spatial Quadratic




- $D(\text{Quad}) = 3*D(Mpy)$
- Throughput $1/D(Mpy)$
- $A(\text{Quad}) = 3*A(Mpy) + 2*A(\text{Add})+6A(\text{Reg})$

53

Penn ESE680-002 Spring2007 -- DeHon

Bit Serial Quadratic



- data width w; one bit per cycle
- roughly $1/w$ -th the area of pipelined spatial
- roughly $1/w$ -th the throughput
- latency just a little larger than pipelined

54

Penn ESE680-002 Spring2007 -- DeHon

Quadratic with Single Multiplier and Adder?


- We've seen reuse to perform the **same** operation
 - pipelining
 - bit-serial, homogeneous datapath
- We can also reuse a resource in time to perform a different role.
 - Here: x^*x , $A^*(x^*x)$, B^*x
 - also: $(Bx)+c$, $(A^*x^*x)+(Bx+c)$

Penn ESE680-002 Spring2007 -- DeHon

55

Quadratic Datapath

- Start with one of each operation
- (alternatives where build multiply from adds...e.g. homework)




56

Penn ESE680-002 Spring2007 -- DeHon

Quadratic Datapath

- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- Will need to be able to steer data (switch interconnections)




57

Penn ESE680-002 Spring2007 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- x, x^*x
- x, A, B



Penn ESE680-002 Spring2007 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - x^*x
 - $A^*(x^*x)$
 - B^*x
- x, x^*x
- x, A, B



Penn ESE680-002 Spring2007 -- DeHon


Quadratic Datapath

- Adder servers multiple roles
 - $(Bx)+c$
 - $(A^*x^*x)+(Bx+c)$
- one always mpy output
- C, Bx+C



Penn ESE680-002 Spring2007 -- DeHon


Quadratic Datapath



Penn ESE680-002 Sp

Quadratic Datapath

- Add input register for x




Penn ESE680-002 Spring2007 .. DeHon

Quadratic Control

- Now, we just need to control the datapath
- **What control?**
- Control:
 - LD x
 - LD x^2
 - MA Select
 - MB Select
 - AB Select
 - LD $Bx+C$
 - LD Y

Penn ESE680-002 Spring2007 .. DeHon




FSMD

- FSMD = FSM + Datapath
- Stylization for building controlled datapaths such as this (a **pattern**)
- Of course, an FSMD is just an FSM
 - it's often easier to think about as a datapath
 - synthesis, AP&R tools have been notoriously bad about discovering/exploiting datapath structure

Penn ESE680-002 Spring2007 .. DeHon

64

Quadratic FSMD



Penn ESE680-002 Spring200

65

Quadratic FSMD Control


- S0: if (go) LD_X; goto S1
– else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
– goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
– goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
– goto S4
- S4: AB_SEL=Bx+C, LD_Y
– goto S0

Penn ESE680-002 Spring2007 .. DeHon

66


Quadratic FSMD Control

- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0



Penn ESE680-002 Spring2007 -- DeHon

Quadratic FSM



- Latency/Throughput/Area?
- Latency: $5*(D(MPY)+D(\text{mux}3))$
- Throughput: $1/\text{Latency}$
- Area: $A(\text{Mpy})+A(\text{Add})+5*A(\text{Reg})+2*A(\text{Mux}2)+A(\text{Mux}3)+A(\text{QFSM})$

68

Penn ESE680-002 Spring2007 -- DeHon

Big Ideas [MSB Ideas]

- Can build arithmetic out of logic
- Pipelining:
 - increases parallelism
 - allows reuse in time (same function)
- Control and Sequencing
 - reuse in time for different functions
- Can tradeoff Area and Time

69

Penn ESE680-002 Spring2007 -- DeHon

Big Ideas [MSB-1 Ideas]

- Area-Time Tradeoff in Adders
- Parallel Prefix
- FSMD control style

70

Penn ESE680-002 Spring2007 -- DeHon