

ESE534: Computer Organization

Day 11: March 1, 2010
Instruction Space Modeling



Penn ESE534 Spring 2010 – DeHon

Last Time

- Instruction Requirements
- Instruction Space

2

Architecture Instruction Taxonomy

Control Threads (PCs)				
			pinsts per Control Thread	Instruction Depth
			Granularity	Architecture/Examples
0	0	n/a	Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)	
		1	FPGA	
	n	1	Reconfigurable ALUs	
	1	c	$n_c \cdot 1$	Bitwise SIMD
				Traditional Processors
				Vector Processors
	1	c	1	DPGA
		n	8	PADDI
			c	VLIW
	m	n	1	HSRA/SCORE
		1	c	MSIMD
	m	1	c	VEGA
	m	1	8	PADDI-2
			c	MIMD (traditional)

3

Architecture Taxonomy

PCs	Pinsts/PC	depth	width	Architecture
0	1	1	1	FPGA
1	1	1024	32	Scalar Processor (RISC)
1	N	D	W	VLIW (superscalar)
1	1	Small	W*N	SIMD, GPU, Vector
N	1	D	W	MIMD
4	4	2048	64	Quad core

4

Today

- Model Architecture from Instruction Parameters
 - implied costs
 - gross application characteristics

5

Quotes

- *If it can't be expressed in figures, it is not science; it is opinion.* -- Lazarus Long

6

Penn ESE534 Spring 2010 – DeHon

Modeling

- Why do we model?

Penn ESE534 Spring 2010 – DeHon

7

Motivation

- Need to understand
 - How costly is a solution
 - Big, slow, hot, energy hungry....
 - How compare to alternatives
 - Cost and benefit of flexibility

Penn ESE534 Spring 2010 – DeHon

8

What we really want:

- Complete implementation of our application
- For each architectural alternatives
 - In same implementation technology
 - w/ multiple area-time points

Penn ESE534 Spring 2010 – DeHon

9

Reality

- Seldom get it packaged that nicely
 - much work to do so
 - technology keeps moving
- We must deal with
 - estimation from components
 - technology differences
 - few area-time points

Penn ESE534 Spring 2010 – DeHon

10

Modeling Instruction Effects

- Restrictions from “ideal”
 - + save area and energy
 - limit usability (yield) of PE
 - May cost more energy, area in the end...
- Want to understand effects
 - area model [today] ([energy model on HW5](#))
 - utilization/yield model

Penn ESE534 Spring 2010 – DeHon

11

Preclass


- Energies?
- 16-bit on 32-bit?
 - Sources of inefficiency?
- 8-bit operations per 16-bit operation?
- 16-bit on 8-bit?
 - Sources of inefficiency?

Penn ESE534 Spring 2010 – DeHon

12

Efficiency/Yield Intuition

- What happens when
 - Datapath is too wide?
 - Datapath is too narrow?
 - Instruction memory is too deep?
 - Instruction memory is too shallow?




13

Penn ESE534 Spring 2010 – DeHon

Computing Device


Composition

- Bit Processing elements
- Interconnect: space
- Interconnect: time
- Instruction Memory



14

Computing Device




15

Penn ESE534 Spring 2010 – DeHon

Computing Device

Composition


- Bit Processing elements
- Interconnect: space
- Interconnect: time
- Instruction Memory



16

Relative Sizes

- Bit Operator $10\text{-}20K\lambda^2$
- Bit Operator Interconnect $500K\text{-}1M\lambda^2$
- Instruction (w/ interconnect) $80K\lambda^2$
- Memory bit (SRAM) $1\text{-}2K\lambda^2$




17

Penn ESE534 Spring 2010 – DeHon


Model Area

$$A_{bit_elm} = A_{fixed} + \underbrace{N_{SW}(N_p, w, p) \cdot A_{SW}}_{\text{interconnect}} + \underbrace{\left(\frac{c}{w}\right) \cdot n_{ibits} \cdot A_{mem_cell}}_{\text{instruction memory}} + \underbrace{d \cdot A_{mem_cell}}_{\text{retiming memory}}$$



18

Architectures Fall in Space




Calibrate Model

FPGA	model $w = 1, d = c = 1, k = 4$	$880K\lambda^2$
	Xilinx 4K	$630K\lambda^2$
	Altera 8K	$930K\lambda^2$
SIMD	model $w = 1000, c = 0, d = 64, k = 3$	$170K\lambda^2$
	Abacus	$190K\lambda^2$
Processor	model $w = 32, d = 32, c = 1024, k = 2$	$2.6M\lambda^2$
	MIPS-X	$2.1M\lambda^2$
		20

Penn ESE534 Spring 2010 – DeHon


Peak Densities from Model




Peak Densities from Model

- Only 2 of 4 parameters
 - small slice of space
 - 100x density across
- Large difference in peak densities
 - large design space!

Penn ESE534 Spring 2010 – DeHon



Architectural parameters → Peak Densities



Efficiency

- What do we really want to maximize?
 - Not peak, “guaranteed not to exceed” performance, **but...**
 - Useful work per unit silicon [per Joule]
- Yield Fraction / Area
- (or minimize (Area/Yielded performance))

Penn ESE534 Spring 2010 – DeHon

24

Efficiency

- For comparison, look at relative efficiency to ideal.
- Ideal = architecture exactly matched to application requirements
- $\text{Efficiency} = A_{\text{ideal}} / A_{\text{arch}}$
- $A_{\text{arch}} = \text{Area Op/Yield}$

Penn ESE534 Spring 2010 – DeHon

25

Width Mismatch Efficiency Calculation


$$E = \frac{\text{Area}(\text{Task - on - matched - Architecture})}{\text{Area}(\text{Task - on - this - Architecture})}$$

$$E = \frac{W_{\text{task}} \times A_{\text{bitelm}|w=w_{\text{task}}}}{W_{\text{arch}} \times \left[\frac{W_{\text{task}}}{W_{\text{arch}}} \right] \times A_{\text{bitelm}|w=w_{\text{arch}}}}$$

Penn ESE534 Spring 2010 – DeHon

26

Efficiency: Width Mismatch



27

Efficiency for Preclass

$$E = \frac{\text{Energy}(\text{Task - on - matched - Architecture})}{\text{Energy}(\text{Task - on - this - Architecture})}$$

- Efficiency of 16-bit on 32-bit arch?
- Efficiency of 16-bit on 8-bit arch?

Penn ESE534 Spring 2010 – DeHon

28

Application vs. Architecture


- W_{task} vs. W_{arch}
- Path Length vs. Context Depth

Penn ESE534 Spring 2010 – DeHon







29

Path Length


- How many primitive-operator delays before can perform next operation?
– Reuse the resource



30




Processors and FPGAs (architecture vs. two application axes)



Penn ESE534 Spring 2010 – DeHon

37

Intermediate Architecture



Penn ESE534 Spring 2010 – DeHon

38

Caveats

- Model abstracts away many details that are important
 - interconnect (day 17--20)
 - control (day 23)
 - specialized functional units (day 14)
- Applications are a heterogeneous mix of characteristics

Penn ESE534 Spring 2010 – DeHon

39

Modeling Message

- Architecture space is **huge**
- Easy to be very inefficient
- Hard to pick one point robust across entire space
- Why we have so many architectures?

Penn ESE534 Spring 2010 – DeHon

40

General Message

- Parameterize architectures
- Look at continuum
 - costs
 - benefits
- Often have competing effects
 - leads to maxima/minima

Penn ESE534 Spring 2010 – DeHon

41

Admin

- Should now have all background for HW5
 - Problem 2 similar (looking for robust point)
 - Different
 - Interconnect parameter
 - Energy efficiency
- Reading for Wednesday on Blackboard

Penn ESE534 Spring 2010 – DeHon

42

Big Ideas [MSB Ideas]

- Applications typically have structure
- Exploit this structure to reduce resource requirements
- Architecture is about understanding and exploiting structure and costs to reduce requirements

Penn ESE534 Spring 2010 – DeHon

43

Big Ideas [MSB Ideas]

- Instruction organization induces a design space (taxonomy) for programmable architectures
- Arch. structure and application requirements **mismatch** \Rightarrow inefficiencies
- Model \Rightarrow visualize efficiency trends
- Architecture space is huge
 - can be very inefficient
 - need to learn to navigate

Penn ESE534 Spring 2010 – DeHon

44