

ESE534: Computer Organization

Day 14: March 17, 2010
Compute 1: LUTs



Penn ESE534 Spring2010 -- DeHon

Penn ESE534 Spring2010 -- DeHon

Previously

- Instruction Space Modeling
 - huge range of densities
 - huge range of efficiencies
 - large architecture space
 - modeling to understand design space
- Empirical Comparisons
 - Ground cost of programmability

2

Today


- Look at Programmable Compute Blocks
- Specifically LUTs
- Recurring theme:
 - define parameterized space
 - identify costs and benefits
 - look at typical application requirements
 - compose results, try to find best point

3

Penn ESE534 Spring2010 -- DeHon

Compute Function


- What do we use for “compute” function
- Any Universal
 - NAND x
 - ALU
 - LUT



Penn ESE534 Spring2010 -- DeHon

Lookup Table


- Load bits into table
 - 2^N bits to describe
 - $\rightarrow 2^{2^N}$ different functions
- Table translation
 - performs logic transform



5

Penn ESE534 Spring2010 -- DeHon

Lookup Table



6

Penn ESE534 Spring2010 -- DeHon

We could...

- Just build a large memory = large LUT
- Put our function in there
- What's wrong with that?

Penn ESE534 Spring2010 -- DeHon

7

How bit is an k-LUT?


- k-input, 1-output?
- k-input, m-output?

Penn ESE534 Spring2010 -- DeHon

8


FPGA = Many small LUTs

Alternative to one big LUT



9

Toronto FPGA Model



10

What's best to use?

- Small LUTs
- Large Memories
- ...small LUTs or large LUTs
- **Continuum question:** how big should our memory blocks used to perform computation be?

Penn ESE534 Spring2010 -- DeHon

11


Start to Sort Out: Big vs. Small Luts

- Establish equivalence
 - how many small LUTs equal one big LUT?

Penn ESE534 Spring2010 -- DeHon

12

“gates” in 2-LUT ?



13

Penn ESE534 Spring2010 – DeHon

How Much Logic in a LUT?

- Lower Bound?


- Concrete: 4-LUTs to implement M-LUT?

- Not use all inputs?

- 0 ... maybe 1

- Use all inputs?

- $(M-1)/3$



example M-input AND
 • cover 4 ins w/ first 4-LUT,
 • 3 more and cascade input
 with each additional

14

$(M-1)/(k-1)$ for K-lut


Penn ESE534 Spring2010 – DeHon

How much logic in a LUT?

- Upper Upper Bound:

- M-LUT implemented w/ 4-LUTs

- $M\text{-LUT} \leq 2^{M-4} + (2^{M-4}-1) \leq 2^{M-3}$ 4-LUTs



15

Penn ESE534 Spring2010 – DeHon

How Much?

- Lower Upper Bound:

- 2^{2^M} functions realizable by M-LUT

- Say Need n 4-LUTs to cover; compute n :

- strategy count functions realizable by each

$$\bullet (2^{2^4})^n \geq 2^{2^M}$$

$$\bullet n \log(2^{2^4}) \geq \log(2^{2^M})$$

$$\bullet n 2^4 \log(2) \geq 2^M \log(2)$$

$$\bullet n 2^4 \geq 2^M$$

$$\bullet n \geq 2^{M-4}$$

16

Penn ESE534 Spring2010 – DeHon

How Much?

- Combine

- Lower Upper Bound

- Upper Lower Bound

- (number of 4-LUTs in M-LUT)

$$2^{M-4} \leq n \leq 2^{M-3}$$

17

Penn ESE534 Spring2010 – DeHon

Memories and 4-LUTs

- For the most complex functions

- an M-LUT has $\sim 2^{M-4}$ 4-LUTs

- ◊ SRAM 32Kx8 $\lambda=0.6\mu\text{m}$

- $170M\lambda^2$ (21ns latency)

- $8 \cdot 2^{11} = 16K$ 4-LUTs

- ◊ XC3042 $\lambda=0.6\mu\text{m}$

- $180M\lambda^2$ (13ns delay per CLB)

- 288 4-LUTs

- Memory is 50+x denser than FPGA

- ... and faster

18

Penn ESE534 Spring2010 – DeHon

Memory and 4-LUTs

- For “regular” functions?
 - ◊ 15-bit parity
 - entire 32Kx8 SRAM
 - 5 4-LUTs
 - (2% of XC3042 $\sim 3.2M\lambda^2 \sim 1/50$ th Memory)

Penn ESE534 Spring2010 – DeHon

19

16-bit Adder from Memory and 3-LUTs

- How many inputs? outputs?
- Area for single large LUT?
- How many 3-LUTs?
- Area per 3-LUT?
- Area to implement adder with 3-LUTs?
- Ratio?

Penn ESE534 Spring2010 – DeHon

20

Memory and 4-LUTs


- Same 32Kx8 SRAM
- ◊ 7b Add
 - entire 32Kx8 SRAM (largest will support)
 - 14 4-LUTs
 - (5% of XC3042, $8.8M\lambda^2 \sim 1/20$ th Memory)

Penn ESE534 Spring2010 – DeHon

21

LUT + Interconnect

- Interconnect allows us to exploit **structure** in computation
- Consider addition:
 - N-input add takes
 - $2N$ 3-LUTs
 - one N-output ($2N$)-LUT
 - $N \times 2^{(2N)} \gg 2N \times 2^3$
 - $N=16: 16 \times 2^{32} \gg 2 \times 16 \times 2^3$
 - $2^{36} \gg 2^8 \Rightarrow \text{factor of } 2^{28} = 256 \text{ Million}$




Penn ESE534 Spring2010 – DeHon

22

LUT + Interconnect

- Interconnect allows us to exploit **structure** in computation
- Even if Interconnect was 99% of the area (**100x logic area**)
 - Would still be worth paying!
 - Add: $N \times 2^{(2N)} \gg 2N \times (2^3 \times 128)$
 - $N=16: 16 \times 2^{36} \gg 2 \times 16 \times 2^{10} = 2^{15}$
 - $\rightarrow \text{factor of } 2^{21} = 2 \text{ Million}$
- Structure exploitation to avoid exponential costs is worth it!



Penn ESE534 Spring2010 – DeHon




23

Different Instance of a Familiar Concept

- The most general functions are huge
- Applications exhibit **structure**
 - Typical functions not so complex
- Exploit structure to optimize “common” case

Penn ESE534 Spring2010 – DeHon

24




- ### Toronto Experiments
- Want to determine best K for LUTs
 - Bigger LUTs
 - handle complicated functions efficiently
 - less interconnect overhead
 - Smaller LUTs
 - handle regular functions efficiently
 - interconnect allows exploitation of compute structure
 - What's the typical complexity/structure?
- [Rose et al., JSSC 25(5):1217—1225, 1990] 28
- Penn ESE534 Spring2010 – DeHon

- ### Standard Systematization
- Define a design/optimization space
 - pick key parameters
 - e.g. K = number of LUT inputs
 - Build a cost model
 - Map designs
 - Look at resource costs at each point
 - Compose:
 - Logical Resources \oplus Resource Cost
 - Look for best design points
- 29
- Penn ESE534 Spring2010 – DeHon

- ### Toronto LUT Size
- Map to K-LUT
 - use Chortle
 - Route to determine wiring tracks
 - global route
 - different channel width W for each benchmark
 - Area Model for K and W
 - A_{lut} exponential in K
 - Interconnect area based on switch count
-
- W channels
- LUT Area
- Penn ESE534 Spring2010 – DeHon
- 30

LUT Area vs. K




- Routing Area roughly linear in K ?

31

Penn ESE534 Spring2010 -- DeHon

LUT Area vs. K




32

Penn ESE534 Spring2010 -- DeHon

Mapped LUT Area


- Compose Mapped LUTs and Area Model



33

Penn ESE534 Spring2010 -- DeHon


Mapped LUT Area



34

Penn ESE680-002 Spring2007 -- DeHon

Mapped Area vs. LUT K



N.B. unusual case minimum area at K=3

35

Penn ESE534 Spring2010 -- DeHon

Toronto Result


- Minimum LUT Area
 - at K=4
 - Important to note minimum on previous slides based on particular cost model
 - robust for different switch sizes
 - (wire widths)
 - [see graphs in paper]

36

Penn ESE534 Spring2010 -- DeHon

Implications

- Custom? / Gate Arrays?
- More restricted logic functions?




Penn ESE534 Spring2010 – DeHon

Delay

38

Delay?


- Circuit Depth in LUTs?
- Lower bound?
- “Simple Function” → M-input AND



Penn ESE534 Spring2010 – DeHon

Delay?

- M-input “Complex” function
 - 1 table lookup for M-LUT
 - Lower Upper bound: $\lceil \log_k(2^{(M-k)}) \rceil + 1$
 - $\log_k(2^{(M-k)}) = (M-k)\log_k(2)$



Penn ESE534 :

Some Math


- $Y = \log_k(2)$
- $k^Y = 2$
- $Y \log_2(k) = 1$
- $Y = 1/\log_2(k)$
- $\log_k(2) = 1/\log_2(k)$
- $(M-k)\log_k(2)$
- $(M-k)/\log_2(k)$

Penn ESE534 Spring2010 – DeHon

41

Delay?


- M-input “Complex” function
 - Lower Upper bound: $\lceil \log_k(2^{(M-k)}) \rceil + 1$
 - $\log_k(2^{(M-k)}) = (M-k)\log_k(2)$
 - Lower Upper Bound: $\lceil (M-k)/\log_2(k) \rceil + 1$



Penn ESE534 :

Delay?

- M-input “Complex” function
 - Upper Bound:
 - use each k-lut as a $k \cdot \log_2(k)$ input mux
 - Upper Bound: $\lceil (M-k)/\log_2(k) \rceil + 1$




Penn ESE534 :

43

Delay?

- M-input “Complex” function
 - 1 table lookup for M-LUT
 - between: $\lceil (M-k)/\log_2(k) \rceil + 1$
 - and $\lceil (M-k)/\log_2(k) \rceil + 1$



Penn ESE534 :

44


Delay

- **Simple:** $\log M$
- **Complex:** linear in M
- Both scale as $1/\log(k)$

Penn ESE534 Spring2010 – DeHon

45


Circuit Depth vs. K



[Rose et al., JSSC 27(3):281—287, 1992] 46

LUT Delay vs. K


- For small LUTs:
 - $t_{LUT} \approx c_0 + c_1 \times K$
- Large LUTs:
 - add length term
 - $c_2 \times \sqrt{2^K}$
- Plus Wire Delay
 - $\sim \sqrt{\text{area}}$



Penn ESE534 Spring2010 – DeHon

47


Delay vs. K



Penn ESE534 Spring2010 – DeHon

48

Why not satisfied with this model?



- ### Observation
- General interconnect is expensive
 - “Larger” logic blocks
 - fewer interconnect crossings
 - reduces interconnect delay
 - get larger
 - less area efficient
 - don’t match structure in computation
 - get slower
 - Happens faster than modeled here due to area
- Penn ESE534 Spring2010 – DeHon 50

- ### Admin
- Reading
 - Today’s: classic paper...definitely read
 - Wed. → no required reading
 - Next Wednesday will have guest lecture
 - Relevant to final project
- Penn ESE534 Spring2010 – DeHon 51

- ### Big Ideas [MSB Ideas]
- Memory most dense programmable structure for the **most complex** functions
 - Memory inefficient (scales poorly) for structured compute tasks
 - Most tasks have structure**
 - Programmable interconnect allows us to exploit that structure
- Penn ESE534 Spring2010 – DeHon 52

- ### Big Ideas [MSB-1 Ideas]
- Area
 - LUT count decrease w/ K, but slower than exponential
 - LUT size increase w/ K
 - exponential LUT function
 - empirically linear routing area
 - Minimum area around K=4
- Penn ESE534 Spring2010 – DeHon 53

- ### Big Ideas [MSB-1 Ideas]
- Delay
 - LUT depth decreases with K
 - in practice closer to $\log(K)$
 - Delay increases with K
 - small K linear + large fixed term
- Penn ESE534 Spring2010 – DeHon 54