

ESE534: Computer Organization

Day 15: March 22, 2010
Compute 2:
Cascades, ALUs, PLAs



Penn ESE534 Spring2010 -- DeHon

Last Time

- LUTs
 - area
 - structure
 - big LUTs vs. small LUTs with interconnect
 - design space
 - optimization

2

Today

- ALUs
- Cascades
- PLAs

Penn ESE534 Spring2010 -- DeHon


3

Last Time

- Larger LUTs
 - Less interconnect delay
- + General: Larger compute blocks
 - Minimize interconnect crossings
- Large LUTs
 - Not efficient for typical logic structure

Penn ESE534 Spring2010 -- DeHon

4



Preclass

- How does addition delay compare between ALU-based and LUT-based architectures?
- What is the source of the advantage?

Penn ESE534 Spring2010 -- DeHon

5

Preclass


- Advantages of ALU compute block over LUT?
- Disadvantages?

Penn ESE534 Spring2010 -- DeHon


6

Implications from LUT-size study

- ALU has more restricted logic functions
 - Require more blocks




Penn ESE534 Spring2010 – DeHon



Structure in subgraphs


- Small LUTs capture structure
- What structure does a small-LUT-mapped netlist have?




Penn ESE534 Spring2010 – DeHon

Structure


- LUT sequences ubiquitous



Penn ESE534 Spring2010 – DeHon




Hardwired Logic Blocks




Single Output

Penn ESE534 Spring2010 – DeHon



10

Hardwired Logic Blocks




Penn ESE534 Spring2010 – DeHon

11


Delay Model

- Tcascade = T(3LUT) + 2T(mux)
- Don't pay
 - General interconnect
 - Full 4-LUT delay



12

Options



13

Penn ESE534 Spring2010 – DeHon

Chung & Rose Study




Figure 8: Delay Study HLB Topologies

[Chung & Rose, DAC '92]

14

Chung & Rose Study




Figure 8: Delay Study HLB Topologies

Logic Block	$\overline{N_R}$	% decrec in $\overline{N_R}$	D_{tot} (ns)	% decrec in D_{tot}
K4	5.4	0	30	0
L2-2	4.3	22	26	13
L2-3	3.4	37	22	27
L2-4	3.1	43	21	30
L2-5	3.0	44	21	30
L3-3.2	4.0	26	26	17
L3-4.3	3.0	44	21	30
L3-4.3	3.1	43	21	30
L3-5.2.2	3.1	43	21	30
L3-5.3	3.0	44	21	30
L3-5.4	2.9	46	20	33
L3-6.4	2.8	48	20	33

Table 3: Delay Performance of Different HLBs

Penn ESE534 Spring2010 – DeHon

[Chung & Rose, DAC '92]

15

Cascade LUT Mappings

Logic Block	$\overline{N_R}$	% decrec in $\overline{N_R}$	D_{tot} (ns)	% decrec in D_{tot}
K4	5.4	0	30	0
L2-2	4.2	22	26	13
L2-3	3.4	37	22	27
L2-4	3.1	43	21	30
L2-5	3.0	44	21	30
L2-5	3.0	44	21	30
L3-3.2	4.0	26	25	17
L3-4.3	3.0	44	21	30
L3-4.3	3.1	43	21	30
L3-5.2.2	3.1	43	21	30
L3-5.3	3.0	44	21	30
L3-5.3	3.1	43	21	30
L3-5.4	2.9	46	20	33
L3-6.4	2.8	48	20	33

Table 3: Delay Performance of Different HLBs


[Chung & Rose, DAC '92]

Penn ESE534 Spring2010 – DeHon

16

Energy Impact?


- What's the likely energy impact?



17

Penn ESE534 Spring2010 – DeHon

ALU vs. Cascaded LUT?



Penn ESE534 Spring2010 – DeHon

18


Datapath Cascade

- ALU/LUT (datapath) Cascade
 - Long “serial” path w/out general interconnect
 - Pay only Tmux and nearest-neighbor interconnect

19

Penn ESE534 Spring2010 – DeHon

4-LUT Cascade ALU




20

Penn ESE534 Spring2010 – DeHon

ALU vs. LUT ?

- ALU
 - Only subset of ops available
 - Denser coding for those ops
 - Smaller
 - ...but **interconnect area dominates**
 - [Datapath width orthogonal to function]




21

Penn ESE534 Spring2010 – DeHon

Accelerating LUT Cascade?

- Know can compute addition in $O(\log(N))$ time
- Can we do better than $N \times \text{Tmux}$ for LUT cascade?
- Can we compute LUT cascade in $O(\log(N))$ time?
- Can we compute mux cascade using parallel prefix?




- Can we make mux cascade associative?

22

Penn ESE534 Spring2010 – DeHon

Parallel Prefix Mux cascade

- How can mux transform $S \rightarrow \text{mux-out}$?
 - $A=0, B=0 \rightarrow \text{mux-out}=0$
 - $A=1, B=1 \rightarrow \text{mux-out}=1$
 - $A=0, B=1 \rightarrow \text{mux-out}=S$
 - $A=1, B=0 \rightarrow \text{mux-out}=/S$




23

Penn ESE534 Spring2010 – DeHon

Parallel Prefix Mux cascade

- How can mux transform $S \rightarrow \text{mux-out}$?
 - $A=0, B=0 \rightarrow \text{mux-out}=0$ Stop = S
 - $A=1, B=1 \rightarrow \text{mux-out}=1$ Generate = G
 - $A=0, B=1 \rightarrow \text{mux-out}=S$ Buffer = B
 - $A=1, B=0 \rightarrow \text{mux-out}=/S$ Invert = I




24

Penn ESE534 Spring2010 – DeHon

Parallel Prefix Mux cascade

- How can 2 muxes transform input?
- Can I compute 2-mux transforms from 1 mux transforms?



25

Penn ESE534 Spring2010 – DeHon

Two-mux transforms

- | | | | |
|--------|--------|--------|--------|
| • SS→S | • GS→S | • BS→S | • IS→S |
| • SG→G | • GG→G | • BG→G | • IG→G |
| • SB→S | • GB→G | • BB→B | • IB→I |
| • SI→G | • GI→S | • BI→I | • II→B |

26

Penn ESE534 Spring2010 – DeHon


Generalizing mux-cascade

- How can N muxes transform the input?
- Is mux transform composition associative?

27

Penn ESE534 Spring2010 – DeHon

Parallel Prefix Mux-cascade




28

Penn ESE534 Spring2010 – DeHon

LUT Cascade Implications

- We can compute **any** LUT cascade in logarithmic time
 - Not just addition carry cascade
 - Can be different functions in each LUT
 - Not demand SIMD op



29

Penn ESE534 S

“ALU”s Unpacked

Traditional/Datapath ALUs

1. SIMD/Datapath Control
 - Architecture variable w
2. Long Cascade
 - Typically also w, but can shorter/longer
 - Amenable to parallel prefix implementation in $O(\log(w))$ time w/ $O(w)$ space
3. Restricted function
 - Reduces instruction bits
 - Reduces expressiveness

30

Penn ESE534 Spring2010 – DeHon

Commercial Devices

Penn ESE534 Spring2010 – DeHon


31

Virtex 6 Carry

- Prop=A xor B
- Otherwise
 - Generate
 - Squash
- Sum A xor B xor C


Penn ESE534 Spring2010 – DeHon

32



Virtex 6

Penn ESE534 Spring2010 – DeHon



33

Xilinx Virtex-II





Figure 14: Virtex-II CLB Element

34


Virtex 2 Slice

Penn ESE534 Spring2010 – DeHon




35


Altera Stratix




36




37




38




39



40




41



42

Programmable Wired-or


- Use some memory function to programmable connect (disconnect) wires to OR
- Fuse:



Penn ESE534 Spring2010 -- DeHon


Programmable Wired-or

- Gate-memory model



Penn ESE534 Spring2010

Diagram Wired-or




Penn ESE534 Spring2010 -- DeHon

45

Wired-or array

- Build into array
 - Compute many different **or** functions from set of inputs




Penn ESE534 Spring2010 -- DeHon

46

Combined or-arrays to PLA

- Combine two or (**nor**) arrays to produce PLA (**and-or** array)




Penn ESE534 Spring2010 -- DeHon

47

PLA


- Can implement each **and** on single line in first array
- Can implement each **or** on single line in second array



Penn ESE534 Spring2010 -- DeHon

PLA

- Efficiency questions:
 - Each **and/or** is linear in total number of *potential* inputs (not actual)
 - How many product terms between arrays?



Penn ESE534 Spring2010 -- DeHon

Preclass 5

- How many product terms in $S[w]$ in MSP?

50

Carries

- $C[1]=A[0]*B[0]$
– $P[1]=1$
- $C[2]=A[1]*B[1]+C[1]*A[1]+C[1]*B[1]$
– $P[2]=1+2^*P[1]=3$
- $C[3]=A[2]*B[2]+C[2]*A[2]+C[2]*B[2]$
– $P[3]=1+2^*P[2]=7$
- $P[4]=15, P[5]=31, P[6]=63$
- $P[w]=2^w-1$

51

Penn ESE534 Spring2010 -- DeHon

Sum

- $S[w]=A[w] \text{ xor } B[w] \text{ xor } C[w]$
- $S[w]=(A[w]^*B[w]+/A[w]^*/B[w])^*C[w]$
+ $(/A[w]^*B[w]+A[w]^*/B[w])^*/C[w]$
- Product terms =
 $2^*P[w]+2^*P\text{terms}(/C[w])$

52

Penn ESE534 Spring2010 -- DeHon

$S[2]$ in MSP

```
a2*/a0*/b2*/b1+
/a2*/a0*/b2*/b1+
a2*/a1*/a0*/b2+
/a2*/a1*/a0*/b2+
a2*/b2*/b1*/b0+
/a2*/b2*/b1*/b0+
a2*/a2*/b2*/b0+
/a2*/a1*/b2*/b0+
/a2*/a0*/b2*/b1*b0+
/a2*/a1*a0*/b2*b0+
a2*a0*b2*b1*b0+
a2*a1*a0*b2*b0+
a2*/a1*b2*/b1+
/a2*/a1*b2*/b1+
/a2*a1*b2*b1+
```

53

Penn ESE534 Spring2010 -- DeHon

PLA Product Terms

- Can be exponential in number of inputs
- E.g. n-input **xor** (parity function)
 - When flatten to two-level logic, requires exponential product terms
 - $a^*!b+a^*b$
 - $a^*!b^*!c+a^*b^*!c+a^*!b^*c+a^*b^*c$
- ...and additions, as we just saw...

54

Penn ESE534 Spring2010 -- DeHon

PLAs

- Fast Implementations for large ANDs or ORs
- Number of P-terms **can be** exponential in number of input bits
 - most complicated functions
 - not exponential for many functions
- Can use arrays of small PLAs
 - to exploit structure
 - like we saw arrays of small memories last time

Penn ESE534 Spring2010 – DeHon


55

PLAs vs. LUTs?

- Look at Inputs, Outputs, P-Terms
 - minimum area (one study, see paper)
 - $K=10, N=12, M=3$
- $A(\text{PLA } 10, 12, 3)$ comparable to 4-LUT?
 - 80-130%?
 - 300% on ECC (structure LUT can exploit)
- Delay?
 - Claim 40% fewer logic levels (4-LUT)
 - (general interconnect crossings)


[Kouloheris & El Gamal/CICC'92] 56

PLA




57

PLA and Memory




Penn ESE534 Spring2010 – DeHon

PLA and PAL




Penn ESE534 Spring2010 – DeHon

Conventional/Commercial FPGA



Penn ESE534 Spring2010 – DeHon

Conventional/Commercial FPGA



Altera 9K (from databook)

Like PAL

61

Admin

- HW7 out
 - Covers Compute blocks
 - (last lecture and this)
- Reading for Wed. on web
- Guest lecture Wednesday
 - No office hours Wednesday

62

Penn ESE534 Spring2010 -- DeHon

Big Ideas [MSB Ideas]

- Programmable Interconnect allows us to exploit structure in logic
 - want to match to application structure
 - Prog. interconnect delay expensive
- Hardwired Cascades
 - key technique to reducing delay in programmables (both ALUs and LUTs)
- PLAs
 - canonical two level structure
 - hardwire portions to get Memories, PALS

Penn ESE534 Spring2010 -- DeHon

63