

ESE534: Computer Organization

Day 20: April 7, 2010
Interconnect 5: Meshes (and MoT)



ESE534 -- Spring 2010 -- DeHon

Previously

- Saw
 - need to exploit locality/structure in interconnect
 - a mesh might be useful
 - **Question:** how does w grow?
 - Rent's Rule as a way to characterize structure

2


Today

- Mesh:
 - Channel width bounds
 - Linear population
 - Switch requirements
 - Routability
 - Segmentation
 - Clusters
 - Directional Wires
- Mesh-of-Trees (time permitting)

3

ESE534 -- Spring 2010 -- DeHon

Mesh




4

ESE534 -- Spring 2010 -- DeHon

Manhattan



Mesh




6

ESE534 -- Spring 2010 -- DeHon

Mesh

- Strengths?



7


ESE534 -- Spring 2010 -- DeHon

Mesh Channels

- Lower Bound on w?

- Bisection Bandwidth
 - $BW \propto N^p$
 - channels in bisection
 $= N^{0.5}$

$$W \propto \frac{N^p}{\sqrt{N}} = N^{(p-0.5)}$$




Channel width grows with N.

8

ESE534 -- Spring 2010 -- DeHon

Straight-forward Switching Requirements

- Total Switches?
- Switching Delay?




9

ESE534 -- Spring 2010 -- DeHon

Switch Delay

- Switching Delay:
 - Manhattan distance
 - $|X_i - X_j| + |Y_i - Y_j|$
 - $2 \sqrt{N_{\text{subarray}}}$
 - worst case:
 - $N_{\text{subarray}} = N$




10

ESE534 -- Spring 2010 -- DeHon

Total Switches

- Switches per switchbox:
 - $- 4 \times (3w \times w) / 2 = 6w^2$
 - Bidirectional switches
 - ($N \rightarrow W$ same as $W \rightarrow N$)
 - double count




11

ESE534 -- Spring 2010 -- DeHon

Total Switches

- Switches per switchbox:
 - $- 6w^2$
- Switches into network:
 - $-(K+1)w$
- Switches per PE:
 - $- 6w^2 + (K+1)w$
 - $w = cN^{p-0.5}$
 - $- \text{Total} \propto w^2 \propto N^{2p-1}$
- Total Switches: $N \times (\text{Sw}/\text{PE}) \propto N^{2p}$



12

ESE534 -- Spring 2010 -- DeHon

Routability?

- Asking if you can route in a given channel width is:
 - NP-complete

ESE534 -- Spring 2010 -- DeHon

13


Linear Population Switchbox

ESE534 -- Spring 2010 -- DeHon

14

Traditional Mesh Population: Linear


- **Switchbox** contains only a linear number of switches in channel width



ESE534 -- Spring 2010 -- DeHon

Linear Mesh Switchbox

- Each entering channel connects to:
 - One channel on each remaining side (3)
 - 4 sides
 - W wires
 - Bidirectional switches
 - ($N \rightarrow W$ same as $W \rightarrow N$)
 - double count
 - $3 \times 4 \times W/2 = 6W$ switches
 - vs. $6w^2$ for full population




16

Total Switches

- Switches per switchbox:
 - $6w$
- Switches into network:
 - $(K+1)w$
- Switches per PE:
 - $6w + (K+1)w$
 - $w = cN^{p-0.5}$
 - Total $\propto N^{p-0.5}$
- Total Switches: $N \times (\text{Sw}/\text{PE}) \propto N^{p+0.5} > N$

ESE534 -- Spring 2010 -- DeHon

17



18

Total Switches (linear population)

- Total Switches

$$\propto N^{p+0.5}$$


$$N < N^{p+0.5} < N^{2p}$$
- **Switches grow faster than nodes**
- **Wires grow faster than switches**

ESE534 -- Spring 2010 -- DeHon

Checking Constants (Preclass 2)

When do **linear population** designs become wire dominated?

- Wire pitch = 8λ
- switch area = $2500 \lambda^2$
- wire area: $(8w)^2$
- switch area: $6 \times 2500 w$
- Crossover ($2500 \lambda^2$)?
- Crossover ($5000 \lambda^2$)?




19

ESE534 -- Spring 2010 -- DeHon

Checking Constants: Full Population

Does **full population** really use all the wire **physical tracks**?

- Wire pitch = 8λ
- switch area = $2500 \lambda^2$
- wire area: $(8w)^2$
- switch area: $6 \times 2500 w^2$
- effective wire pitch: 120λ
 ~ 15 times pitch



20

ESE534 -- Spring 2010 -- DeHon

Practical


- Full population is **always switch** dominated
 - doesn't really use all the potential physical tracks
 - ...even with only two metal layers
- Just showed:
 - would take 15x Mapping Ratio for linear population to take same area as full population (once crossover to wire dominated)
- Can afford to not use some wires perfectly
 - to reduce switches (area)

21

ESE534 -- Spring 2010 -- DeHon

Diamond Switch

- Typical switchbox pattern:
 - Used by Xilinx
- Many fewer switches, but cannot guarantee will be able to use all the wires
 - may need more wires than implied by Rent, since cannot use all wires
 - this was already true...now more so




22

ESE534 -- Spring 2010 -- DeHon

Universal SwitchBox


- Same number of switches as diamond
- **Locally:** can guarantee to satisfy any set of requests
 - request = direction through swbox
 - as long as meet channel capacities
 - and order on all channels irrelevant
 - can satisfy
- Not a global property
 - no guarantees between swboxes



ESE534 -- Spring 2010 -- DeHon

Diamond vs. Universal?

- Universal routes strictly more configurations




24

ESE534 -- Spring 2010 -- DeHon

Inter-Switchbox Constraints

- **Channels** connect switchboxes
- For valid route, must satisfy all adjacent switchboxes



ESE534 -- Spring 2010 -- DeHon

Mapping Ratio?

- How bad is it?
- How much wider do channels have to be?
- Mapping Ratio:
 - detail channel width required / global ch width

26

Mapping Ratio


- Empirical:
 - Seems plausibly, constant in practice
- Theory/provable:
 - There is no Constant Mapping Ratio
 - At least detail/global
 - can be arbitrarily large!

ESE534 -- Spring 2010 -- DeHon

27

Domain Structure


- Once enter network (choose color) can only switch within domain



ESE534 -- Spring 2010 -- DeHon

28

Detail Routing as Coloring



- Global Route channel width = 2
- Detail Route channel width = N
 - Can make arbitrarily large difference

ESE534 -- Spring 2010 -- DeHon

29

Routability

- Domain Routing is NP-Complete
 - can reduce coloring problem to domain selection
 - i.e. map adjacent nodes to same channel
 - Previous example shows basic shape
 - (another reason routers are slow)

ESE534 -- Spring 2010 -- DeHon

30

Routing

- Lack of detail/global mapping ratio
 - Says detail can be arbitrarily worse than global
 - Doesn't necessarily say domain routing is bad
 - Maybe can avoid this effect by changing global route path?
 - Says global not necessarily **predict** detail
 - Argument against decomposing mesh routing into global phase and detail phase
 - Modern FPGA routers do not
 - VLSI routers and earliest FPGA routers did

ESE534 -- Spring 2010 -- DeHon


31

Buffering and Segmentation

ESE534 -- Spring 2010 -- DeHon

32

Buffered Bidirectional Wires




33

Segmentation


- To improve speed (decrease delay)
- Allow wires to bypass switchboxes
- Maybe save switches?
- Certainly cost more wire tracks

ESE534 -- Spring 2010 -- DeHon



Segmentation

- Segment of Length L_{seg}
 - 6 switches per switchbox visited
 - Only enters a switchbox every L_{seg}
 - SW/sbox/track of length $L_{\text{seg}} = 6/L_{\text{seg}}$




35

Segmentation

- Reduces switches on path \sqrt{N}/L_{seg}
- May get fragmentation
- Another cause of unusable wires


ESE534 -- Spring 2010 -- DeHon



36

Segmentation: Corner Turn Option


- Can you corner turn in the middle of a segment?
- If can, need one more switch
- SW/sbox/track = $5/L_{seg} + 1$



ESE534 -- Spring 2010 -- DeHon

37


Buffered Switch Composition



ESE534 -- Spring 2010 -- DeHon


38

Buffered Switch Composition



ESE534 -- Spring 2010 -- DeHon


Delay of Segment



$$T_{seg} = T_{sw} + (L_{seg})^2 \times R_{seg} \times C_{seg}$$

40

Segment R and C



$$T_{seg} = T_{sw} + (L_{seg})^2 \times R_{seg} \times C_{seg}$$

- What contributes to?
- R_{seg} ?
- C_{seg} ?

ESE534 -- Spring 2010 -- DeHon







41

Preclass 3


- What L_{seg} minimizes delay for:
- Distance=1?
- Distance=2?
- Distance=6?
- Distance=10?
- Distance=20?

ESE534 -- Spring 2010 -- DeHon

42



IO Population



49

ESE534 -- Spring 2010 -- DeHon


Clustering

50

ESE534 -- Spring 2010 -- DeHon

Leaves Not LUTs

- Recall cascaded LUTs
- Often group collection of LUTs into a Logic Block



ESE534 -- Spring 2010 -- DeHon

Logic Block





Figure 3: Logic cluster structure.

[Betz+Rose/IEEE D&T 1998] 52

Delay versus Cluster Size




53

ESE534 -- Spring 2010 -- DeHon

[Lu et al., FPGA 2009]

Area versus Cluster Size



54

ESE534 -- Spring 2010 -- DeHon

[Lu et al., FPGA 2009]

Review: Mesh Design Parameters

- Cluster Size
 - Internal organization
- LB IO (Fc, sides)
- Switchbox Population and Topology
- Segment length distribution
 - and staggering
- Switch rebuffering

ESE534 -- Spring 2010 -- DeHon

55

Only cursory coverage in lecture.
See FPT 2004 paper (recommended reading).

Directional Drive

Slides and Study
from Guy Lemieux
(Paper FPT2004 – Tutorial FPT 2009)

56


Bidirectional Wires

Problem

Half of
tristate
buffers left
unused


Buffers +
input muxes
dominate
interconnect
area

Lemieux 2009



57


Bidirectional vs Directional



Lemieux 2009


58

Bidirectional vs Directional



59


Bidirectional vs Directional



Lemieux 2009

60


Bidirectional Switch Block



Lemieux 2009

61


Directional Switch Block



Lemieux 2009

62

Bidirectional vs Directional



Lemieux 2009

63

Directional, Single-driver Benefits

- Average improvements
 - 0% channel width (**most surprising?**)
 - 9% delay
 - 14% tile length of physical layout
 - 25% transistor count
 - 32% area-delay product
 - 37% wiring capacitance
- Any reason to use bidirectional?

Lemieux 2009

64

MoT

Did not cover in lecture.
See Journal article on
recommended reading.


ESE534 -- Spring 2010 -- DeHon

65

Recall: Mesh Switches

- Switches per switchbox:
 - $6w/L_{seg}$
- Switches into network:
 - $(K+1) w$
- Switches per PE:
 - $6w/L_{seg} + Fcx(K+1) w$
 - $w = cN^{0.5}$
 - Total $\propto N^{0.5}$
- Total Switches: $N^*(Sw/PE) \propto N^{0.5} > N$


Penn ESE680-002 Spring 2007 -- DeHon



66

Recall: Mesh Switches

- Switches per PE:
 - $- 6w/L_{\text{seg}} + Fc \times (K+1) w$
 - $- w = cN^{p-0.5}$
 - $- \text{Total} \propto N^{p-0.5}$
- Not change for**
 - Any constant Fc
 - Any constant L_{seg}




67

Penn ESE680-002 Spring 2007 -- DeHon

Mesh of Trees

- Hierarchical Mesh
- Build Tree in each column




[Leighton/FOCS 1981]

68

Penn ESE680-002 Spring 2007 -- DeHon

Mesh of Trees

- Hierarchical Mesh
- Build Tree in each column
- ...and each row




[Leighton/FOCS 1981]

69


Penn ESE680-002 Spring 2007 -- DeHon

MoT Parameterization

- Support C with additional trees
 - (like BFT)



C=1




C=2

70

Penn ESE680-002 Spring

MoT Parameterization: P



P=0.5


P=0.75

71

Penn ESE680-002 Spring 2007 -- DeHon

Mesh of Trees

- Logic Blocks
 - Only connect at leaves of tree
- Connect to the C trees
 - Per side
 - 4C total
- C < W**



72

Penn ESE680-002 Spring 2007 -- DeHon

Switches


- Total Tree switches
 - $- 2 C \sqrt{N} \times (\text{switches/tree})$
- Sw/Tree:

$$\left(\frac{\sqrt{N}}{2}\right) \times \left(\frac{1}{1-2^{p-1.5}}\right)$$

$$\text{TreeSwitches} = \left(\frac{C \times N}{1-2^{p-1.5}}\right) = O(N)$$


Penn ESE680-002 Spring 2007 -- DeHon

73



Switches

- Only connect to leaves of tree
- Leaf switches: $Cx(K+1)$
- Total switches
 - Leaf + Tree
 - $O(N)$
 - Compare Mesh



$O(N^{p+0.5})$

74

Empirical Results

- Benchmark:** Toronto 20
- Compare to $L_{\text{seg}}=1$, $L_{\text{seg}}=4$
 - CLMA ~ 8K LUTs
 - Mesh($L_{\text{seg}}=4$): $w=14 \rightarrow 122$ switches/LB
 - MoT($p=0.67$, arity=2): $C=4 \rightarrow 89$ switches/LB
 - Benchmark wide: 10% less
 - CLMA largest
 - Asymptotic advantage

[Rubin,DeHon/FPGA2003] 75

Penn ESE680-002 Spring 2007 -- DeHon

MoT Parameters

- C , P
- Arity
- Staggering
- Upper-Level Corner Turns
- Leaf IO Population/topology

76

ESE534 -- Spring 2010 -- DeHon

Overall
26% fewer
than
mesh

TABLE V
TOTAL SWITCHES VERSUS ARITY AND RENT EXPONENT (p)

arity	2	0.75	0.65	0.81	0.625	0.67	0.75	0.60	0.67
alua4	86	101	88	94	95	88	74	91	90
apex2	106	98	88	95	109	87	91	105	103
apex4	110	129	108	99	113	89	95	123	104
bigkey	62	72	52	71	62	51	54	60	58
clma	103	96	86	99	106	85	93	100	103
des	65	79	69	69	63	71	60	58	61
diffq	88	77	71	72	64	71	75	61	76
dspf	62	72	70	71	62	68	54	60	58
elliptic	82	93	92	91	91	84	71	88	86
es1010	107	102	84	90	93	88	98	101	106
ex3p	113	106	108	99	114	90	96	123	107
fract	103	94	85	91	91	85	89	103	101
mixex3	108	100	89	97	95	87	93	106	88
pdc	128	128	118	112	124	124	117	144	136
s298	84	73	70	71	62	69	72	74	73
s38417	84	75	70	77	61	69	76	72	74
s38584.1	84	100	70	77	77	69	76	72	74
seq	107	98	104	93	93	86	91	105	104
splice	123	117	101	91	106	101	108	117	114
tsgn	90	80	72	74	65	77	62	76	76
max	128	129	118	112	124	124	117	144	136
sum	1895	1890	1688	1733	1746	1634	1658	1825	1792

77

Penn ESE680-002 Spring 2007 -- DeHon

[Rubin&DeHon/TRVLSI2004]

Admin

- HW8 due Monday
- Reading for Monday

78

ESE534 -- Spring 2010 -- DeHon

Big Ideas [MSB Ideas]

- Mesh natural 2D topology
 - Channels grow as $\Omega(N^{p-0.5})$
 - Wiring grows as $\Omega(N^{2p})$
 - Linear Population:
 - Switches grow as $\Omega(N^{p+0.5})$
 - Worse than shown for hierarchical
 - Unbounded global \rightarrow detail mapping ratio
 - Detail routing NP-complete
 - But, seems to work well in practice...

ESE534 -- Spring 2010 -- DeHon

79

Big Ideas [MSB-1 Ideas]

- Segmented/bypass routes
 - can reduce switching delay
 - costs more wires (fragmentation of wires)
- Hierarchy structure allows to save switches
 - $O(N)$ vs. $\Omega(N^{p+0.5})$

ESE534 -- Spring 2010 -- DeHon

80