

# ESE534: Computer Organization

Day 23: April 19, 2010  
Control



## Previously


- Looked broadly at instruction effects
- Explored structural components of computation
  - Interconnect, compute, retiming
- Explored operator sharing/time-multiplexing
- Explored branching for code compactness

## Today

- Control
  - data-dependent operations
- Different forms
  - local
  - instruction selection
- Control granularity as another parameter in our architecture space

## Control

- **Control:** That point where the data affects the instruction stream (operation selection)
  - Typical manifestation
    - data dependent branching
      - if (a!=0) OpA else OpB
      - bne
    - data dependent state transitions
      - new => goto S0
      - else => stay
    - data dependent operation selection




## Control

- **Viewpoint:** can have instruction stream sequence without control
  - /i.e. static/data-independent progression through sequence of instructions is control free
    - C0→C1→C2→C0→C1→C2→C0→...
  - Similarly, FSM w/ no data inputs
  - E.g. HW3...non-branching multiplier

Day 6

## Programmable Architecture



## Terminology (reminder)

- **Primitive Instruction (*pinst*)**
  - Collection of bits which tell a bit-processing element what to do
  - Includes:
    - select compute operation
    - input sources in space (interconnect)
    - input sources in time (retiming)
- **Configuration Context**
  - Collection of all bits (*pinsts*) which describe machine's behavior on one cycle

Penn ESE534 Spring2010 -- DeHon

7

## Back to "Any" Computation

- Design must handle all potential inputs (computing scenarios)
- Requires sufficient generality
- However, **computation for any given input may be *much* smaller than general case.**
- **Instantaneous** compute << potential compute

Penn ESE534 Spring2010 -- DeHon

8

## Preclass 1

```
if ((dx*dx+dy*dy)>threshold)
  z=cx*dx+cy*dy
else
  z=log(dx*dy)+c3
```


- How many operations performed?
- Cycles?
- Compute Blocks needed?

Penn ESE534 Spring2010 -- DeHon

9

## Preclass 1


- Delay?
- Operations?
- How do?



Penn ESE534 Spring2010 -- DeHon

## If-Conversion

```
if (P())
  G()
else
  H()
```




Penn ESE534 Spring2010 -- DeHon

11

## If-Conversion

- Trade-off:
  - Latency
  - Work

```
if (P())
  G()
else
  H()
```



Penn ESE534 Spring2010 -- DeHon

12

## Preclass

- Operations
- Cycles

13

Penn ESE534 Spring2010 -- DeHon

## Day 3

### Idea

$$\begin{matrix} \text{if } (P()) \\ \text{G}() \\ \text{else} \\ \text{H}() \end{matrix}$$

- Compute both possible values and select correct result when we know the answer

Penn ESE534 Spring2010 -- DeHon

## If-Conversion $\approx$ Predicated Operations

$$\begin{matrix} \text{if } (P()) \\ \text{G}() \\ \text{else} \\ \text{H}() \end{matrix}$$

|  |   |
|--|---|
| $\begin{matrix} P1=P() \\ P2=!P1 \\ P1 G() \\ P2 H() \end{matrix}$ | $\begin{matrix} P1=t1>t2 \\ P2=!P1 \\ \dots \\ P1 z=t4 \\ P2 z=t5 \end{matrix}$ |
|--|---|

Why important? 15

Penn ESE534 Spring2010 -- DeHon

## Instruction Control Latency

- For time-multiplexed (data-independent) sequencing
  - Can pipeline instruction distribution
  - Instruction memory read
- Now decision  $\rightarrow$  PC  $\rightarrow$  distribution  $\rightarrow$  read latency becomes part of critical path

16

Penn ESE534 Spring2010 -- DeHon

## Screwdriver Analogy

- Need capability to handle
  - Slothead
  - Phillips
  - Torq
  - Hex...
- But only need one at a time...

17

Penn ESE534 Spring2010 -- DeHon

## Video Decoder

- E.g. Video decoder [frame rate = 33ms]
  - if (packet==FRAME)
    - if (type==I-FRAME)
      - I-FRAME computation
    - else if (type==B-FRAME)
      - B-FRAME computation

18

Penn ESE534 Spring2010 -- DeHon

## Packet Processing

- If IP-V6 packet
  - ....
- If IP-V4 packet
  - ...
- If VoiP packet
  - ...
- If modem packet
  - ....

Penn ESE534 Spring2010 -- DeHon

19

## Two Control Options

1. Local control
  - unify choices
    - build all options into spatial compute structure and select operation → Mux-conversion
2. Instruction selection
  - provide a different instruction (instruction sequence) for each option
  - selection occurs when chose which instruction(s) to issue

Penn ESE534 Spring2010 -- DeHon

20

## Two Control Options

1. Local control
2. Instruction selection

May use both within an application

- Local control in critical path, inner-loops, where latency rather than parallelism limited
- Instruction-selection coarse-grain selection, where have plenty of task parallelism so latency not limit computation

Penn ESE534 Spring2010 -- DeHon


21

## FSM Example (local control)

### FSM Description

```

Idle (00):
  If (Acyc & myAddr & Read)
    goto Wait1
  else
    goto Idle
Wait1 (01):
  goto Data
Data (10):
  Assert Dout
  goto Wait2
Wait2 (11):
  goto Idle
    
```



### FSM Logic

```

Dout = S1*/S0
NS0 = /S1*/S0*Acyc*myAddr*Read + S1*/S0
NS1 = /S1*S0 + S1*/S0
    
```

4 4-LUTs

2 LUT Delays

22

Penn ESE534 Spring2010 -- DeHon

## FSM Example

### Context 0 (S1=0)

```

Dout = 0
NS0 = /S0*Acyc*myAddr*Read
NS1 = S0
    
```

3 4-LUTs  
1 LUT Delay

### Context 1 (S1=1)

```

Dout = /S0
NS0 = /S0
NS1 = /S0
    
```

Penn ESE534 Spring2010 -- DeHon

23

## Local Control

- LUTs used ≠ LUT evaluations produced
- → Counting LUTs not tell cycle-by-cycle LUT needs

Penn ESE534 Spring2010 -- DeHon

24


## FSM Example (Instruction)

### Context 0 (S1=0)

Dout = 0  
 NS0 = /S0\*Acyc\*myAddr\*Read  
 NS1 = S0

### Context 1 (S1=1)

Dout = /S0  
 NS0 = /S0  
 NS1 = /S0



## Local vs. Instruction

- If can decide early enough
  - and afford schedule/reload
  - instruction select → less computation
- If load too expensive
  - local instruction
    - faster
    - maybe even less capacity (AT)

## Slow Context Switch

- When context selection is slow, Instruction selection profitable only at coarse grain
  - Xilinx ms reconfiguration times
- E.g. Video decoder [frame rate = 33ms]
  - if (packet==FRAME)
    - if (type==I-FRAME)
      - IF-context
    - else if (type==B-FRAME)
      - BF-context

## Local vs. Instruction

- For multicontext device
  - i.e. fast (single) cycle switch
  - factor according to available contexts
- For conventional FPGAs
  - factor only for gross differences
  - and early binding time

## FSM Control Factoring Experiment

## FSM Example

- FSM -- canonical “control” structure
  - captures many of these properties
  - can implement with deep multicontext
    - instruction selection
  - can implement as multilevel logic
    - unify, use local control
- Serve to build intuition

## Full Partitioning Experiment

- Give each state its own context
- Optimize logic in state separately
- Tools
  - mustang, espresso, sis, Chortle
- Use:
  - one-hot encodings for single context
    - smallest/fastest
  - dense for multicontext
    - assume context select needs dense

Penn ESE534 Spring2010 -- DeHon

31

## Comparison

- Assume stay in context for a number of LUT delays to evaluate logic/next state
- Pick delay from worst-case
- Assume single LUT-delay for context selection?
  - savings of 1 LUT-delay => comparable time
- Count LUTs in worst-case state

Penn ESE534 Spring2010 -- DeHon

32

### Full Partition (Area Target)

| FSM            | States | Single Context       |                        | Context per State    |                        | Ratio $\frac{Area_{Full}}{Area_{Context}}$ | Delta Levels |          |
|----------------|--------|----------------------|------------------------|----------------------|------------------------|--|--------------|----------|
|                |        | Levels $N_{Context}$ | Area (M <sup>2</sup> ) | Levels $N_{Context}$ | Area (M <sup>2</sup> ) |  |              |          |
| bbara          | 10     | 6                    | 25                     | 1                    | 6                      | 9.5  | 0.43         | 5        |
| bbase          | 16     | 4                    | 50                     | 3                    | 12                     | 24.6                                       | 0.56         | 1        |
| bbfas          | 6      | 3                    | 7                      | 1                    | 5                      | 6.34                                       | 1.0          | 2        |
| beecount       | 7      | 4                    | 14                     | 1                    | 7                      | 9.4  | 0.77         | 3        |
| cse            | 16     | 6                    | 83                     | 2                    | 15                     | 30.7                                       | 0.42         | 4        |
| dk14           | 7      | 4                    | 58                     | 1                    | 8                      | 10.8                                       | 0.21         | 3        |
| dk15           | 4      | 12                   | 25                     | 1                    | 7                      | 7.8  | 0.35         | 11       |
| dk16           | 27     | 5                    | 80                     | 1                    | 8                      | 23.2                                       | 0.33         | 4        |
| dk17           | 8      | 6                    | 19                     | 1                    | 6                      | 8.5  | 0.51         | 5        |
| dk512          | 15     | 2                    | 20                     | 1                    | 7                      | 13.8                                       | 0.79         | 1        |
| donfile        | 24     | 2                    | 46                     | 1                    | 6                      | 16.0                                       | 0.40         | 1        |
| ex1            | 20     | 7                    | 120                    | 2                    | 26                     | 61.4                                       | 0.58         | 5        |
| ex4            | 14     | 7                    | 21                     | 1                    | 13                     | 24.6                                       | 1.33         | 6        |
| ex6            | 8      | 5                    | 57                     | 1                    | 11                     | 15.7                                       | 0.31         | 4        |
| keyb           | 19     | 7                    | 112                    | 4                    | 14                     | 32.0                                       | 0.32         | 3        |
| mc             | 4      | 2                    | 8                      | 1                    | 7                      | 7.8  | 1.10         | 1        |
| modulo12       | 12     | 6                    | 12                     | 1                    | 5                      | 8.7  | 0.82         | 5        |
| planet         | 48     | 6                    | 150                    | 1                    | 25                     | 113.6                                      | 0.86         | 5        |
| prma           | 24     | 6                    | 82                     | 2                    | 15                     | 40.1                                       | 0.56         | 4        |
| s1             | 30     | 5                    | 137                    | 2                    | 25                     | 59.0                                       | 0.49         | 0        |
| s1488          | 48     | 6                    | 152                    | 3                    | 27                     | 122.7                                      | 0.92         | 3        |
| s1a            | 20     | 5                    | 72                     | 7                    | 21                     | 49.6                                       | 0.78         | -2       |
| s208           | 18     | 4                    | 38                     | 1                    | 7                      | 15.4                                       | 0.46         | 3        |
| s27            | 6      | 2                    | 5                      | 1                    | 4                      | 5.1  | 1.20         | 1        |
| s386           | 13     | 5                    | 42                     | 2                    | 12                     | 21.8                                       | 0.59         | 3        |
| s420           | 18     | 3                    | 40                     | 1                    | 7                      | 15.4                                       | 0.44         | 2        |
| s510           | 47     | 5                    | 54                     | 1                    | 13                     | 58.1                                       | 1.22         | 4        |
| s8             | 5      | 4                    | 12                     | 1                    | 4                      | 4.7  | 0.45         | 3        |
| s820           | 25     | 6                    | 92                     | 3                    | 30                     | 82.5                                       | 1.02         | 3        |
| scond          | 32     | 7                    | 178                    | 5                    | 30                     | 98.9                                       | 0.63         | 2        |
| sse            | 16     | 4                    | 50                     | 3                    | 12                     | 24.6                                       | 0.56         | 1        |
| styr           | 30     | 7                    | 186                    | 4                    | 21                     | 65.9                                       | 0.40         | 3        |
| tblc           | 32     | 8                    | 340                    | 6                    | 33                     | 108.8                                      | 0.36         | 2        |
| <b>Average</b> |        |                      |                        |                      |                        | <b>0.64</b>                                |              | <b>3</b> |

Penn ESE534 Spring2010 -- DeHon

33

### Full Partition (Delay Target)

| FSM            | States | Single Context       |                        | Context per State    |                        | Ratio $\frac{Delta_{Full}}{Delta_{Context}}$ | Delta Levels |           |
|----------------|--------|----------------------|------------------------|----------------------|------------------------|--|--------------|-----------|
|                |        | Levels $N_{Context}$ | Area (M <sup>2</sup> ) | Levels $N_{Context}$ | Area (M <sup>2</sup> ) |  |              |           |
| bbara          | 10     | 3                    | 40                     | 1                    | 6                      | 9.5  | 0.27         | 2         |
| bbase          | 16     | 3                    | 60                     | 2                    | 14                     | 28.7   | 0.54         | 1         |
| bbfas          | 6      | 2                    | 9                      | 1                    | 5                      | 6.3  | 0.80         | 1         |
| beecount       | 7      | 2                    | 19                     | 1                    | 7                      | 9.4  | 0.57         | 1         |
| cse            | 16     | 4                    | 97                     | 2                    | 15                     | 30.7   | 0.36         | 2         |
| dk14           | 7      | 3                    | 67                     | 1                    | 8                      | 10.8   | 0.18         | 2         |
| dk15           | 4      | 3                    | 37                     | 1                    | 7                      | 7.8  | 0.24         | 2         |
| dk16           | 27     | 3                    | 83                     | 1                    | 8                      | 23.2   | 0.32         | 2         |
| dk17           | 8      | 2                    | 26                     | 1                    | 6                      | 8.5  | 0.37         | 1         |
| dk512          | 15     | 2                    | 20                     | 1                    | 7                      | 13.8   | 0.79         | 1         |
| donfile        | 24     | 2                    | 46                     | 1                    | 6                      | 16.0   | 0.40         | 1         |
| ex1            | 20     | 4                    | 151                    | 2                    | 26                     | 61.4   | 0.46         | 2         |
| ex4            | 14     | 2                    | 25                     | 1                    | 13                     | 24.6   | 1.12         | 1         |
| ex6            | 8      | 3                    | 62                     | 1                    | 11                     | 15.7   | 0.29         | 2         |
| keyb           | 19     | 4                    | 150                    | 3                    | 26                     | 69.3   | 0.45         | 1         |
| mc             | 4      | 2                    | 8                      | 1                    | 7                      | 7.8  | 1.10         | 1         |
| modulo12       | 12     | 1                    | 13                     | 1                    | 5                      | 8.7  | 0.76         | 0         |
| planet         | 48     | 4                    | 172                    | 1                    | 25                     | 113.6  | 0.75         | 3         |
| prma           | 24     | 4                    | 139                    | 2                    | 15                     | 40.1   | 0.33         | 2         |
| s1             | 30     | 4                    | 195                    | 3                    | 30                     | 70.8   | 0.41         | 1         |
| s1488          | 48     | 4                    | 183                    | 2                    | 28                     | 127.2  | 0.79         | 2         |
| s1a            | 20     | 3                    | 107                    | 4                    | 30                     | 70.8   | 0.75         | -1        |
| s208           | 18     | 3                    | 40                     | 1                    | 7                      | 15.4   | 0.44         | 2         |
| s27            | 6      | 2                    | 5                      | 1                    | 4                      | 5.0  | 1.16         | 1         |
| s386           | 13     | 4                    | 54                     | 2                    | 12                     | 21.8   | 0.46         | 2         |
| s420           | 18     | 3                    | 40                     | 1                    | 7                      | 15.4   | 0.44         | 2         |
| s510           | 47     | 3                    | 76                     | 1                    | 13                     | 58.1   | 0.87         | 2         |
| s8             | 5      | 2                    | 13                     | 1                    | 4                      | 4.8  | 0.42         | 1         |
| s820           | 25     | 3                    | 137                    | 3                    | 30                     | 82.5   | 0.69         | 0         |
| scond          | 32     | 4                    | 224                    | 4                    | 43                     | 141.7  | 0.72         | 1         |
| sse            | 16     | 3                    | 60                     | 2                    | 14                     | 28.7   | 0.54         | 1         |
| styr           | 30     | 5                    | 285                    | 2                    | 23                     | 72.2   | 0.29         | 2         |
| tblc           | 32     | 5                    | 510                    | 4                    | 42                     | 138.4  | 0.31         | 1         |
| <b>Average</b> |        |                      |                        |                      |                        | <b>0.56</b>                                  | <b>1.36</b>  | <b>34</b> |

Penn ESE534 Spring2010 -- DeHon

34


## Full Partitioning

- Full partitioning comes out better
  - ~40% less area
- Note: full partition may not be optimal area case
  - e.g. intro example,
    - no reduction in area or time beyond 2-context implementation
    - 4-context (full partition) just more area
      - (additional contexts)

Penn ESE534 Spring2010 -- DeHon


35

## Partitioning versus Contexts (Area)



Penn ESE534 :

## Partitioning versus Contexts (Delay)



## Partitioning versus Contexts (Heuristic)

- Start with dense mustang state encodings
- Greedily pick state bit which produces
  - least greatest area split
  - least greatest delay split
- Repeat until have desired number of contexts

Penn ESE534 Spring2010 -- DeHon

38

## Partition to Fixed Number of Contexts

| FSM                  | States | Best Single Context | Area Ratio by Number of Context Dense Encodings |       |       |      |      |      |      |      |
|----------------------|--------|---------------------|---|-------|-------|------|------|------|------|------|
|                      |        |                     | 1   | 2     | 4     | 8    | 16   | 32   | 64   |      |
| <b>Area Target</b>   |        |                     | 1.00  | 1.51  | 0.86  | 0.63 | 0.56 | 0.70 | 1.09 | 1.92 |
| <b>average ratio</b> |        |                     | 0.00  | -0.27 | 0.33  | 1.27 | 2.18 | 2.70 | 3.03 | 3.06 |
| <b>Delay Target</b>  |        |                     | 1.00  | 1.45  | 1.05  | 0.59 | 0.50 | 0.62 | 0.95 | 1.67 |
| <b>average ratio</b> |        |                     | 0.00  | -0.91 | -0.48 | 0.06 | 0.64 | 0.91 | 1.15 | 1.21 |

N.B. - more realistic, device has fixed number of contexts.

Penn ESE534 Spring2010 -- DeHon

39

## Extend Comparison to Memory

- Fully local => compute with LUTs
- Fully partitioned => lookup logic (context) in memory and compute logic
- How compare to fully memory?
  - Simply lookup result in table?

Penn ESE534 Spring2010 -- DeHon

40

## Memory FSM Compare (small)

| FSM      | states | ins | outs | Min area (Mλ²) | Integral Addr. & Data Organization | Memory area (Mλ²) | FPGA area (Mλ²) | 8-ctx DPGA area (Mλ²) |
|----------|--------|-----|------|----------------|------------------------------------|-------------------|-----------------|-----------------------|
| bbtas    | 6      | 2   | 2    | 0.1            | 2 <sup>5</sup> ×5                  | 0.2               | 6.1             | 7.1                   |
| dk15     | 4      | 3   | 5    | 0.3            | 2 <sup>5</sup> ×7                  | 0.3               | 21.9            | 10.0                  |
| dk17     | 8      | 2   | 3    | 0.2            | 2 <sup>5</sup> ×6                  | 0.2               | 16.7            | 8.5                   |
| dk512    | 15     | 1   | 3    | 0.3            | 2 <sup>5</sup> ×7                  | 0.3               | 17.6            | 10.0                  |
| mc       | 4      | 3   | 5    | 0.3            | 2 <sup>5</sup> ×7                  | 0.3               | 7.0             | 10.0                  |
| modulo12 | 12     | 1   | 1    | 0.1            | 2 <sup>5</sup> ×5                  | 0.2               | 10.5            | 7.1                   |
| beecount | 7      | 3   | 4    | 0.5            | 2 <sup>5</sup> ×7                  | 0.5               | 12.3            | 10.0                  |
| dk14     | 7      | 3   | 5    | 0.5            | 2 <sup>5</sup> ×8                  | 0.6               | 50.9            | 11.4                  |
| dk16     | 27     | 2   | 3    | 1.0            | 2 <sup>7</sup> ×8                  | 1.3               | 70.2            | 11.4                  |
| dontfle  | 24     | 2   | 1    | 0.7            | 2 <sup>7</sup> ×6                  | 0.9               | 40.4            | 8.5                   |
| s27      | 6      | 4   | 1    | 0.5            | 2 <sup>7</sup> ×4                  | 0.6               | 4.4             | 5.7                   |
| s8       | 5      | 4   | 1    | 0.4            | 2 <sup>7</sup> ×4                  | 0.6               | 10.5            | 5.7                   |
| bbara    | 10     | 4   | 2    | 1.2            | 2 <sup>8</sup> ×6                  | 1.8               | 21.9            | 11.4                  |
| ex6      | 8      | 5   | 8    | 3.4            | 2 <sup>8</sup> ×11                 | 3.4               | 50.0            | 15.7                  |
| ex4      | 14     | 6   | 9    | 14.0           | 2 <sup>10</sup> ×13                | 16.0              | 18.4            | 18.5                  |
| bbsse    | 16     | 7   | 7    | 27.0           | 2 <sup>11</sup> ×11                | 27.0              | 43.9            | 21.4                  |
| cse      | 16     | 7   | 7    | 27.0           | 2 <sup>11</sup> ×11                | 27.0              | 72.9            | 27.1                  |
| tbk      | 32     | 6   | 3    | 19.7           | 2 <sup>11</sup> ×8                 | 19.7              | 298.5           | 68.4                  |

## Memory FSM Compare (large)

| FSM    | states | ins | outs | Min area (Mλ²) | Integral Addr. & Data Organization | Memory area (Mλ²) | FPGA area (Mλ²) | 8-ctx DPGA area (Mλ²) |
|--------|--------|-----|------|----------------|------------------------------------|-------------------|-----------------|-----------------------|
| sse    | 16     | 7   | 7    | 27.0           | 2 <sup>11</sup> ×11                | 27.0              | 43.9            | 21.4                  |
| s386   | 13     | 7   | 7    | 22.9           | 2 <sup>11</sup> ×11                | 27.0              | 36.9            | 18.5                  |
| keyb   | 19     | 7   | 2    | 20.4           | 2 <sup>12</sup> ×7                 | 34.4              | 98.3            | 31.3                  |
| planet | 48     | 7   | 19   | 184.3          | 2 <sup>18</sup> ×25                | 245.8             | 131.7           | 54.1                  |
| pma    | 24     | 8   | 8    | 95.8           | 2 <sup>18</sup> ×13                | 127.8             | 72.0            | 34.2                  |
| s1     | 20     | 8   | 6    | 67.6           | 2 <sup>18</sup> ×11                | 108.1             | 120.3           | 62.7                  |
| s1a    | 20     | 8   | 6    | 67.6           | 2 <sup>18</sup> ×11                | 108.1             | 63.2            | 54.1                  |
| ex1    | 20     | 9   | 19   | 294.9          | 2 <sup>14</sup> ×24                | 471.9             | 105.4           | 55.5                  |
| s1488  | 48     | 8   | 19   | 368.6          | 2 <sup>14</sup> ×25                | 491.5             | 133.5           | 74.0                  |
| styr   | 30     | 9   | 10   | 276.5          | 2 <sup>14</sup> ×15                | 294.9             | 163.3           | 57.0                  |
| s208   | 18     | 11  | 2    | 309.7          | 2 <sup>16</sup> ×7                 | 550.5             | 33.4            | 12.8                  |
| sand   | 32     | 11  | 9    | 1101.0         | 2 <sup>16</sup> ×14                | 1101.0            | 156.3           | 62.7                  |
| s820   | 25     | 18  | 19   | 188743.7       | 2 <sup>28</sup> ×24                | 241591.9          | 80.8            | 64.1                  |
| s420   | 18     | 19  | 2    | 79272.3        | 2 <sup>24</sup> ×7                 | 140928.6          | 35.1            | 14.2                  |
| s510   | 47     | 19  | 7    | 384408.9       | 2 <sup>28</sup> ×13                | 523449.1          | 47.4            | 25.6                  |

Penn ESE534 Spring2010 -- DeHon

## Memory FSM Compare (notes)

- Memory selected was “optimally” sized to problem
  - in practice, not get to pick memory allocation/organization for each FSM
  - no interconnect charged
- Memory operate in single cycle
  - but cycle slowing with inputs
- Smaller for <11 state+input bits
- Memory size not affected by CAD quality (FPGA/DPGA is)

Penn ESE534 Spring2010 -- DeHon

43

## Control Granularity

Architectural Parameter(s)  
Instruction Selection

Penn ESE534 Spring2010 -- DeHon

44

## Preclass

```

WAIT: if (in.type==header)
    cnt=in.header_payload_size;
    checksum=0;
    goto RECEIVE;
else goto WAIT;
RECEIVE: checksum=checksum xor in;
    data[packet][cnt]=in;
    cnt--;
    if (cnt==0) goto CHECK;
    else goto RECEIVE;
CHECK: if (in==checksum)
    packet++;
    goto WAIT
    
```

Penn ESE534 Spring2010 -- DeHon

45

## Preclass

- How support two ports on VLIW with single controller?

```

WAIT: if (in.type==header)
    cnt=in.header_payload_size;
    checksum=0;
    goto RECEIVE;
else goto WAIT;
RECEIVE: checksum=checksum
xor in;
    data[packet][cnt]=in;
    cnt--;
    if (cnt==0) goto CHECK;
    else goto RECEIVE;
CHECK: if (in==checksum)
    packet++;
    goto WAIT
    
```

Penn ESE534 Spring2010 -- DeHon

46

## Instruction Control


- If FSMs advance orthogonally
  - (really independent control)
  - context depth => product of states
    - for full partition
  - *i.e.* w/ single controller (PC)
    - must create product FSM
    - which may lead to state explosion
      - N FSMs, with S states =>  $S^N$  product states

Penn ESE534 Spring2010 -- DeHon

47

## Day 10 Architectural Differences

- What differentiates a VLIW from a multicore?



Penn ESE534 Spring2010 -- DeHon

48

## Preclass


- How support on two VLIWs with separate controllers?

```

WAIT: if (in.type==header)
      cnt=in.header_payload_size;
      checksum=0;
      goto RECEIVE;
      else goto WAIT;
RECEIVE: checksum=checksum
xor in;
      data[packet][cnt]=in;
      cnt--;
      if (cnt==0) goto CHECK;
      else goto RECEIVE;
CHECK: if (in==checksum)
      packet++;
      goto WAIT
    
```

## Architectural Questions

- How many pins/controller?




Day 12

## Architecture Taxonomy

| PCs | Pints/PC | depth | width | Architecture            |
|-----|----------|-------|-------|-------------------------|
| 0   | 1        | 1     | 1     | FPGA                    |
| 1   | 1        | 1024  | 32    | Scalar Processor (RISC) |
| 1   | N        | D     | W     | VLIW (superscalar)      |
| 1   | 1        | Small | W*N   | SIMD, GPU, Vector       |
| N   | 1        | D     | W     | MIMD                    |
| 4   | 4        | 2048  | 64    | Quad core               |

## Architectural Questions

- How many pins/controller?
- Fixed or Configurable assignment of controllers to pins?  
– ...what level of granularity?



## Architectural Questions

- Effects of:
  - Too many controllers?
  - Too few controllers?
  - Fixed controller assignment?
  - Configurable controller assignment?

## Architectural Questions

- Too many:
  - wasted space on extra controllers
  - synchronization?
- Too few:
  - product state space and/or underuse logic
- Fixed:
  - underuse logic if when region too big
- Configurable:
  - cost interconnect, slower distribution

## Admin

- Final Exercise
  - update with sparing-based design
  - discussion period end 4/26
- Remember online course feedback
- Reading for Wednesday online

Penn ESE534 Spring2010 -- DeHon

55

## Big Ideas [MSB Ideas]

- **Control**: where data effects instructions (operation)
- Two forms:
  - local control
    - all ops resident → fast selection
  - instruction selection
    - may allow us to reduce **instantaneous** work requirements
    - introduce issues
      - depth, granularity, instruction load and select time

Penn ESE534 Spring2010 -- DeHon

56

## Big Ideas [MSB-1 Ideas]

- If-Conversion
  - Latency vs. work tradeoff
- Intuition → explored canonical FSM case
  - few context can reduce LUT requirements considerably (factor dissimilar logic)
  - similar logic more efficient in local control
  - overall, moderate contexts (e.g. 8)
    - exploits both properties ... better than extremes

Penn ESE534 Spring2010 -- DeHon

57