

ESE534: Computer Organization

Day 24: April 21, 2010
Interconnect 6: Dynamically
Switched Interconnect



Penn ESE534 Spring2010 -- DeHon

Previously

- Configured Interconnect
 - Lock down route between source and sink
- Multicontext Interconnect
 - Switched cycle-by-cycle from Instr. Mem.
- Interconnect Topology
- Data-dependent control for computation

2

Today

- Dynamic Sharing (Packet Switching)
 - Motivation
 - Formulation
 - Design
 - Assessment

Penn ESE534 Spring2010 -- DeHon

3

Motivation

Penn ESE534 Spring2010 -- DeHon

4

Unused Links

- Shortest Path
- Each node computes:
 - Delay = min(input delay)
 - Send to successors
 - Delay+Successors.LinkDelay
- If store delay, only send on change
 - Delay = infinity
 - While ()
 - If (InputDelay<Delay)
 - Delay=InputDelay
 - Send to successors
 - (Delay +Successor.Lin kDelay)

5

Unpredictable Results

- Searching/Filtering
 - Many PEs searching in parallel
 - pattern match in portion of an image
 - Better schedule or protein fold
 - When find result, report

Penn ESE534 Spring2010 -- DeHon

6


Unpredictable Results

- Lossless compression
 - E.g. Huffman
 - Variable bit encoding for each input symbol

7

Penn ESE534 Spring2010 – DeHon

English Letter Frequency



<http://en.wikipedia.org/wiki/File:English-slf.png>

8

Penn ESE534 Spring2010 – DeHon

Encoding

Worst-case may produce output word per input symbol

Typical case, will be several input symbols per output word

Compare:

- encoding E, e with 2 or 3 bits
- encoding x with 9 bits

| symbol | bts | encode | symbol | bts | encode |
|--------|-----|---------------|--------|-----|------------|
| spc | 3 | 111 | a | 4 | 0111 |
| , | 8 | 01101010 | b | 6 | 000101 |
| , | 6 | 101000 | c | 6 | 110001 |
| , | 9 | 101001110 | d | 5 | 10011 |
| , | 7 | 0110001 | e | 3 | 001 |
| , | 10 | 000100111 | f | 6 | 110000 |
| , | 4 | 1010011110110 | g | 6 | 011011 |
| , | 7 | 01101001001 | h | 5 | 11001 |
| , | 9 | 0001001011101 | i | 4 | 0100 |
| , | 9 | 011010111 | j | 10 | 0110100110 |
| E | 10 | 0110000011 | k | 8 | 10100110 |
| F | 10 | 0001001001 | l | 5 | 00011 |
| I | 7 | 0001000 | m | 6 | 110101 |
| J | 12 | 011010011100 | n | 4 | 0101 |
| M | 10 | 0110100001 | o | 4 | 1000 |
| P | 10 | 0110100101 | p | 6 | 100100 |
| R | 11 | 10100111100 | q | 10 | 0110100010 |
| T | 9 | 011000011 | r | 4 | 0000 |
| W | 11 | 10100111110 | s | 5 | 11011 |
| Y | 12 | 011010011110 | t | 4 | 1011 |
| | | | u | 6 | 110100 |
| | | | v | 7 | 1010010 |
| | | | w | 6 | 100101 |
| | | | x | 9 | 01100000 |
| | | | y | 6 | 011001 |

Penn ESE534 Spring2010 – DeHon

Slow Changing Values

- Send values only on change
 - Or exceed threshold
- Simulation
 - Verilog timing – only on signal transition
- Constraint solver
 - Only send when constraints tighten
- Surveillance
 - Only when scene changes
 - Part that changes

10

Penn ESE534 Spring2010 – DeHon

Opportunity

- Interconnect major area, energy, delay
- **Instantaneous** communication << potential communication
- Can we reduce interconnect requirements by only routing instantaneous communication needs?

11

Penn ESE534 Spring2010 – DeHon

Formulation

Penn ESE534 Spring2010 – DeHon

12

Alternative


- Don't reserve resources
 - Hold a resource for a single source/sink pair
 - Allocate cycles for a particular route
- Request as needed
- Share amongst potential users

Penn ESE534 Spring2010 – DeHon

13

Bus Example

- Time Multiplexed version
 - Allocate time slot on bus for each communication
- Dynamic version
 - Arbitrate for bus on each cycle



Dynamic Bus Example

- 4 PEs
 - Potentially each send out result on change
 - Value only changes with probability 0.1 on each “cycle”
 - TM: Slot for each
 - PE0 PE1 PE2 PE3 PE0 PE1 PE2 PE3
 - Dynamic: arbitrate based on need
 - None PE0 none PE1 PE1 none PE3 ...
- TM either runs slower (4 cycles/compute) or needs 4 busses
- Dynamic single bus seldom bottleneck

Penn ESE534 Spring2010 – DeHon

15

Network Example


- Time Multiplexed
 - As assumed so far in class
 - Memory says how to set switches on each cycle
- Dynamic
 - Attach address or route designation
 - Switches forward data toward destination

Penn ESE534 Spring2010 – DeHon

16

Butterfly


- Log stages
- Resolve one bit per stage



Penn ESE534 Spring2010 – DeHon

Tree Route

- Downpath resolves one bit per stage




Penn ESE534 Spring2010 – DeHon

18

Mesh Route

- Destination (dx,dy)
- Current location (cx,cy)
- Route up/down left/right based on (dx-cx,dy-cy)




19

Penn ESE534 Spring2010 - DeHon

Dynamic Network Example

- Send to specific nodes on change
- E.g. shortest path
 - Send to successors




Penn ESE534 Spring2010 - DeHon

Design

21

Penn ESE534 Spring2010 - DeHon

Preclass 1



- Cycles from simulation?
- Best case possible?

22

Penn ESE534 Spring2010 - DeHon

Issue: Local online vs Global Offline

- Dynamic must make local decision
 - Often lower quality than offline, global decision

23

Penn ESE534 Spring2010 - DeHon

Experiment


- Send-on-Change for spreading activation task
- Run on Linear-Population Tree network
- Same topology both cases
- Fixed size graph
- Vary physical tree size
 - Smaller trees → more serial
 - Many “messages” local to cluster, no routing
 - Large trees → more parallel

24

Penn ESE534 Spring2010 - DeHon

Spreading Activation

- Start with few nodes active
- Propagate changes along edges




25

Penn ESE534 Spring2010 -- DeHon

Butterfly Fat Trees (BFTs)

- Familiar from Day 19
- Similar phenomena with other topologies
- Directional version




26


Penn ESE534 Spring2010 -- DeHon

BFT Terminology


T = t-switch



π = pi-switch



p = Rent Parameter
(defines sequence of T and π switches)




c = PE IO Ports
(parallel BFT planes)

Penn ESE534 Spring2010 -- DeHon

27

Iso-PEs



Penn ESE534 Spring2010 -- DeHon [Kapre et al., FCCM 200] 28


Iso-PEs

- PS vs. TM ratio at same PE counts
 - Small number of PEs little difference
 - Dominated by serialization (self-messages)
 - Not stressing the network
 - Larger PE counts
 - TM ~60% better
 - TM uses global congestion knowledge while scheduling

Penn ESE534 Spring2010 -- DeHon

29

Preclass 2



- Logic for muxsel<0>?
- Logic for Arouted?
- Gates?
- Gate Delay?

Penn ESE534 Spring2010 -- DeHon

30

Issue 2: Switch Complexity


- Requires area/delay/energy to make decisions
- Also requires storage area
- Avoids instruction memory

Penn ESE534 Spring2010 – DeHon

31

Congestion in Network


- What happens when contend for resources in network?





Penn ESE534 Spring2010 – DeHon

Mesh Congest

- Preclass 1 ring similar to slice through mesh
- A,B – corner turns
- May not be able to route on a cycle




Penn ESE534 Spring2010 – DeHon



35

PS Hardware Primitives



Penn ESE534 Spring2010 – DeHon

FIFO Buffering


- Store inputs that must wait until path available
 - Typically store in FIFO buffer
- How big do we make the FIFO?

Penn ESE534 Spring2010 – DeHon

34

FIFO Buffer Full?



- What happens when FIFO fills up?
- Maybe backup network
- Prevent other routes from using
 - If not careful, can create deadlock



Penn ESE534 Spring2010 – DeHon

36

TM Hardware Primitives




37

Penn ESE534 Spring2010 -- DeHon

Area in PS/TM Switches

- Packet (32 wide, 16 deep)
 - 3split + 3 merge
 - Split 79
 - 30 ctrl, 33 fifo buffer
 - Merge 165
 - 60 ctrl, 66 fifo buffer
 - Total: **244**
- Time Multiplexed (16b)
 - 9+(contexts/16)
 - E.g. **41** at 1024 contexts




- Both use SRL16s for memory (16b/4-LUT)
- Area in FPGA slice counts

38

Penn ESE534 Spring2010 -- DeHon

Area Effects

- Based on FPGA overlay model
- i.e. build PS or TM on top of FPGA



Penn ESE534 Spring2010 -- DeHon

Preclass 3

- Gates in static design: 8
- Gates in dynamic design: 8+? = ?
- Which energy best?
 - $P_d=1$
 - $P_d=0.1$
 - $P_d=0.5$

40

Penn ESE534 Spring2010 -- DeHon

PS vs TM Switches

- PS switches can be larger/slower/more energy
- Larger:
 - May compete with PEs for area on limited capacity chip

41

Penn ESE534 Spring2010 -- DeHon

Assessment

Following from
Kapre et al. / FCCM 2006

42

Penn ESE534 Spring2010 -- DeHon

Analysis

- PS v/s TM for same area
 - Understand area tradeoffs (PEs v/s Interconnect)
- PS v/s TM for dynamic traffic
 - PS routes limited traffic, TM has to route all traffic

Penn ESE534 Spring2010 – DeHon

43



Area Analysis

- Evaluate PS and TM for multiple BFTs
 - Tradeoff Logic Area for Interconnect
 - Fixed Area of 130K slices
 - $p=0$, BFT => 128 PS PEs => 1476 cycles
 - $p=0.5$, BFT => 64 PS PEs => 943 cycles
- Extract best topologies for PS and TM at each area point
 - BFT of different p best at different area points
- Compare performance achieved at these bests at each area point

Penn ESE534 Spring2010 – DeHon

44



PS Iso-Area: Topology Selection



Penn ESE534 Spring2010 – DeHon

45

TM Iso-Area




Penn ESE534 Spring2010 – DeHon

46

Iso-Area

PS + TM Communication Time vs. Area (Best Topologies)




47

Penn ESE534 Spring2010 – DeHon

Iso-Area Ratio

Ratio of PS/TM Communication Time vs. Area (Best Topologies)




48

Penn ESE534 Spring2010 – DeHon

Iso-Area

- Iso-PEs = TM 1~2x better
- With Area
 - PS 2x better at small areas
 - TM 4-5x better at large areas
 - PS catches up at the end
- Iso-Area = TM ~5x better




49

Penn ESE534 Spring2010 – DeHon


Activity Factors

- Activity = Fraction of traffic to be routed
- TM needs to route all
- PS can route fraction
- Variable activity queries in ConceptNet
 - Simple queries ~1% edges
 - Complex queries ~40% edges



Penn ESE534 Spring2010 – DeHon


Activity Factors



51

Penn ESE534 Spring2010 – DeHon

Crossover could be less



52

Penn ESE534 Spring2010 – DeHon

Lessons

- Latency
 - PS could achieve same clock rate
 - But took more cycles
 - Didn't matter for this workload
- Quality of Route
 - PS could be 60% worse
- Area
 - PS larger, despite all the TM instrs
 - Big factor
 - Will be "technology" and PE-type dependent
 - Depends on relative ratio of PE to switches
 - Depends on relative ratio of memory and switching

53

Penn ESE534 Spring2010 – DeHon

Admin

- Final Exercise
 - Discussion period ends Monday
- Office Hours today
 - Last regularly scheduled
- Reading for Monday
 - None recommended (several suggested)
 - Read/ponder final exercise

54

Penn ESE534 Spring2010 – DeHon

Big Ideas [MSB Ideas]

- Communication often data dependent
- When unpredictable, unlikely to use potential connection
 - May be more efficient to share dynamically
- Dynamic may cost more per communication
 - More logic, buffer area, more latency
 - Less efficient due to local view
- Net win if sufficiently unpredictable