

## ESE534: Computer Organization

Day 7: February 8, 2010  
VLSI Scaling



Penn ESE534 Spring 2010 – DeHon

## Today

- VLSI Scaling Rules
- Effects
- Historical/predicted scaling
- Variations (cheating)
- Limits

2

## Why Care?

- In this game, we must be able to predict the future
- Rapid technology advance
- Reason about changes and trends
- Re-evaluate prior solutions given technology at time X.
- Make direct comparison across technologies
  - *E.g.* to understand older designs
    - What comes from process vs. architecture

Penn ESE534 Spring 2010 – DeHon

3

## Why Care

- Cannot compare against what competitor does today
  - but what they can do at time you can ship
- Careful not to fall off curve
  - lose out to someone who can stay on curve

4

## Preclass

- When will we have 32-core processors?
- Bits/DRAM chip in 2020?

Penn ESE534 Spring 2010 – DeHon

5


## Scaling

- **Premise:** features scale “uniformly”
  - everything gets better in a predictable manner
- **Parameters:**
  - $\lambda$  (lambda) -- Mead and Conway (class)
  - $F$  -- Half pitch – ITRS ( $F=2\lambda$ )
  - $1/\kappa$  – Dennard
  - $S$  -- Bohr

Penn ESE534 Spring 2010 – DeHon

6

## Feature Size



$\lambda$  is half the minimum feature size in a VLSI process


[minimum feature usually channel width]

7

Penn ESE534 Spring 2010 – DeHon

## Scaling

- Channel Length (L)
- Channel Width (W)
- Oxide Thickness ( $T_{ox}$ )
- Doping ( $N_a$ )
- Voltage (V)




8

Penn ESE534 Spring 2010 – DeHon

## Scaling

- Channel Length (L)  $\lambda$
- Channel Width (W)  $\lambda$
- Oxide Thickness ( $T_{ox}$ )  $\lambda$
- Doping ( $N_a$ )  $1/\lambda$
- Voltage (V)  $\lambda$



Penn ESE534 Spring 2010 – DeHon

## Effects?

- Area
- Capacitance
- Resistance
- Threshold ( $V_{th}$ )
- Current ( $I_d$ )
- Gate Delay ( $\tau_{gd}$ )
- Wire Delay ( $\tau_{wire}$ )
- Power
- Go through traditional / ideal
- ...then come back and ask what still makes sense today.

10

Penn ESE534 Spring 2010 – DeHon


## Area







- $\lambda \rightarrow \lambda/\kappa$
- $A = L * W$
- $A \rightarrow A/\kappa^2$
- $130\text{nm} \rightarrow 90\text{nm}$
- 50% area
- 2x capacity same area

11

Penn ESE534 Spring 2010 – DeHon

## Area Perspective





## Current

- Saturation Current  
 $I_d = (\mu C_{ox}/2)(W/L)(V_{gs} - V_{TH})^2$

$$V_{gs} \rightarrow V / \kappa$$


$$V_{TH} \rightarrow V_{TH} / \kappa$$

$$W \rightarrow W / \kappa$$

$$L \rightarrow L / \kappa$$

$$C_{ox} \rightarrow \kappa C_{ox}$$

$$I_d \rightarrow I_d / \kappa$$




19

Penn ESE534 Spring 2010 – DeHon


## Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V / \kappa$
- $I_d \rightarrow I_d / \kappa$
- $C \rightarrow C / \kappa$
- $\tau_{gd} \rightarrow \tau_{gd} / \kappa$




20

Penn ESE534 Spring 2010 – DeHon



## ITRS 2009 Transistor Speed



Penn ESE534 Sp


## Resistance

$$R = \rho L / (W * t)$$

$$W \rightarrow W / \kappa$$

$$L, t \text{ similar}$$

$$R \rightarrow \kappa R$$



23

Penn ESE534 Spring 2010 – DeHon

## Wire Delay

- $\tau_{wire} = R * C$
- $R \rightarrow \kappa R$
- $C \rightarrow C / \kappa$
- $\tau_{wire} \rightarrow \tau_{wire}$

- ...assuming (logical) wire lengths remain constant...
- Assume short wire or buffered wire
- (unbuffered wire ultimately scales as length squared)

24

Penn ESE534 Spring 2010 – DeHon

## Power Dissipation (Static Load)

- Resistive Power

$$-P = V * I$$

$$-V \rightarrow V / \kappa$$

$$-I_d \rightarrow I_d / \kappa$$

$$-P \rightarrow P / \kappa^2$$

25

Penn ESE534 Spring 2010 – DeHon

## Power Dissipation (Dynamic)

- Capacitive (Dis) charging

$$\blacksquare P = (1/2)CV^2f$$

$$\blacksquare V \rightarrow V / \kappa$$

$$\blacksquare C \rightarrow C / \kappa$$

$$\blacksquare P \rightarrow P / \kappa^3$$

- Increase Frequency?

$$\blacksquare \tau_{gd} \rightarrow \tau_{gd} / \kappa$$


$$\blacksquare \text{So: } f \rightarrow \kappa f ?$$

$$\blacksquare P \rightarrow P / \kappa^2$$

26

Penn ESE534 Spring 2010 – DeHon

...and leakage



Penn ESE534 Spring 2010 – DeHon

[source: Borkar/Intel, Micro37, 12/04]

## Effects?


- Area  $1/\kappa^2$
- Capacitance  $1/\kappa$
- Resistance  $\kappa$
- Threshold ( $V_{th}$ )  $1/\kappa$
- Current ( $I_d$ )  $1/\kappa$
- Gate Delay ( $\tau_{gd}$ )  $1/\kappa$
- Wire Delay ( $\tau_{wire}$ )  $1$
- Power  $1/\kappa^2 \rightarrow 1/\kappa^3$

29

Penn ESE534 Spring 2010 – DeHon

Intel on Leakage

### Projected Power (unconstrained)



Penn ESE534 Spring 2010 – DeHon

[source: Borkar/Intel, Micro37, 12/04]

## ITRS Roadmap

- Semiconductor Industry rides this scaling curve
- Try to predict where industry going – (requirements...self fulfilling prophecy)
- <http://public.itrs.net>

30

Penn ESE534 Spring 2010 – DeHon

## MOS Transistor *Scaling* (1974 to present)

**S=0.7**  
[0.5x per 2 nodes]




Source: 2001 ITRS - Exec. Summary, ORTC Figure  
Penn ESE534 Spring 2010 – DeHon


[from Andrew Kahng]

31

## Half Pitch (= Pitch/2) Definition



(Typical  
DRAM)



(Typical  
MPU/ASIC)


Source: 2001 ITRS - Exec. Summary, ORTC Figure  
Penn ESE534 Spring 2010 – DeHon

[from Andrew Kahng]

32

## Scaling Calculator + Cycle Time:

250 → 180 → 130 → 90 → 65 → 45 → 32 → 22 → 16  
N      N+1      N+2




Node Cycle Time (T yrs):  
\*CARR(T) =  
$$[(0.5)^{1/(2T \text{ yrs})}] - 1$$
  
$$\text{CARR(3 yrs)} = -10.9\%$$
  
$$\text{CARR(2 yrs)} = -15.9\%$$

Source: 2001 ITRS - Exec. Summary, ORTC Figure  
Penn ESE534 Spring 2010 – DeHon

[from Andrew Kahng]

33

## ITRS 2003,2005 Gate/Wire Scaling



Penn ESE534 Spring 2010 – DeHon

34

## What happens to delays?

- If delays in gates/switching?
- If delays in interconnect?
- Logical interconnect lengths?

Penn ESE534 Spring 2010 – DeHon

35

## Delays?

- If delays in gates/switching?  
– Delay reduce with  $1/\kappa [\lambda]$


Penn ESE534 Spring 2010 – DeHon

36

## Delays

- Logical capacities growing
- Wirelengths?
  - No locality:  $L \rightarrow \kappa$  (slower!)
  - Rent's Rule

$$\begin{aligned} L &\propto N^{(p-0.5)} \\ p &> 0.5 \end{aligned}$$



Penn ESE534 Spring 2010 – DeHon

## Compute Density

- Density = compute / (Area \* Time)
- $\kappa^3 >$  compute density scaling  $> \kappa$
- $\kappa^3$ : gates dominate,  $p < 0.5$
- $\kappa^2$ : moderate  $p$ , good fraction of gate delay  
– [p from Rent's Rule again – more on Day18]
- $\kappa$ : large  $p$  (wires dominate area and delay)

38

Penn ESE534 Spring 2010 – DeHon

## Power Density

- $P \rightarrow P/\kappa^2$  (static, or increase frequency)
- $P \rightarrow P/\kappa^3$  (dynamic, same freq.)
- $A \rightarrow A/\kappa^2$
- $P/A \rightarrow P/A \dots$  or ...  $P/\kappa A$

39

Penn ESE534 Spring 2010 – DeHon

## Cheating...


- Don't like some of the implications
  - High resistance wires
  - Higher capacitance
  - Atomic-scale dimensions
    - .... Quantum tunneling
  - Need for more wiring
  - Not scale speed fast enough
  - Finite subthreshold slope (Wed.)

40

Penn ESE534 Spring 2010 – DeHon

## Improving Resistance

- $R = \rho L / (W \cdot t)$
- $W \rightarrow W/\kappa$
- $L, t$  similar
- $R \rightarrow \kappa R$ 
  - Don't scale  $t$  quite as fast.
  - Decrease  $\rho$  (copper)



41

Penn ESE534 Spring 2010 – DeHon




Figure 70 Cross-section of Hierarchical Scaling—MPU Device


## Capacitance and Leakage

- Capacitance per unit area

$$-C_{ox} = \epsilon_{SiO_2}/T_{ox}$$

$$-T_{ox} \rightarrow T_{ox}/\kappa$$

$$-C_{ox} \rightarrow \kappa C_{ox}$$



Reduce Dielectric Constant  $\epsilon$  (interconnect)

and Increase Dielectric to substitute for scaling  $T_{ox}$   
(gate quantum tunneling) 43

Penn ESE534 Spring 2010 – DeHon

## ITRS 2009

Table PIDS3B Low Operating Power Technology Requirements

Grey cells delineate one of two time periods: either before initial production ramp has started for ultra-thin body fully-depleted (UTBD) SiGe HBTs or for UTBD MOSFETs, or beyond when ultra-thin bulk or UTBD MOSFETs have reached the limits of practical scaling (see the text and the table notes for further discussion).

Year of Production	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024
MOCA/SC Metal 1 (M1) ½ Pitch (nm) contacted	54	45	38	32	27	24	21	18.9	16.9	15	13.4	11.9	10.6	9.5	8.4	7.5
e.g.: Physical Limit for High Performance logic (nm)	29	27	24	22	20	18	17	15.3	14	12.8	11.7	10.7	9.7	8.9	8.1	7.4
L <sub>g</sub> : Physical Limit for Low Operating Power (Lop) logic (nm) [1]	32	29	27	24	22	18	17	15.3	14	12.8	11.7	10.7	9.7	8.9	8.1	7.4
EOT: Equivalent Oxide Thickness (nm) [2]																
Extended planar bulk	1	0.9	0.9	0.85	0.8											
UTBD				-	-	0.9	0.85	0.8	0.78	0.7						
MG				-	-	-	0.8	0.8	0.75	0.73	0.7	0.7	0.65	0.65	0.6	0.6
Gate poly depletion (nm) [3]																
Bulk	0.27	0.27	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Channel doping (E15/cm <sup>3</sup> ) [4]																
extended planar	3	3.7	4.5	5	5.9	0.5	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1
Insulating deck or body thickness (nm) [5]																
Extended Planar Bulk (junction)	14	13	11.5	10	9											
UTBD (body)				-	-	7	6.2	6	5.1	4.7						
MG (body)				-	-	-	8	7.6	7	6.4	5.5	5.4	4.8	4.4	4.2	4
EOT: Electrical Equivalent Oxide Thickness (nm) [6]																
Extended Planar Bulk	1.64	1.53	1.23	1.18	1.14											
UTBD				-	-	1.3	1.25	1.2	1.18	1.1						
MG				-	-	-	1.2	1.2	1.15	1.13	1.1	1.1	1.05	1.05	1	1

Penn ESE534 Spring 2010 – DeHon

## High-K dielectric Survey

Table 2 Selected material and electrical properties of high-k gate dielectrics. Data compiled from Robertson [25], Gusev et al. [20], Hubbard and Schlom [19], and other sources.

Dielectric	Dielectric constant (bulk)	Bandgap (eV)	Conduction band offset (eV)	Leakage current reduction w.r.t. SiO <sub>2</sub>	Thermal stability w.r.t. silicon (MEIS data)
Silicon dioxide (SiO <sub>2</sub> )	3.9	9	3.5	N/A	>1050°C
Silicon nitride (Si <sub>3</sub> N <sub>4</sub> )	7	5.3	2.4		>1050°C
Aluminum oxide (Al <sub>2</sub> O <sub>3</sub> )	-10	8.8	2.8	10 <sup>2</sup> –10 <sup>3</sup> ×	~1000°C, RTA
Tantalum pentoxide (Ta <sub>2</sub> O <sub>5</sub> )	25	4.4	0.36		Not thermodynamically stable with silicon
Lanthanum oxide (La <sub>2</sub> O <sub>3</sub> )	~21	6*	2.3		
Gadolinium oxide (Gd <sub>2</sub> O <sub>3</sub> )	~12				
Yttrium oxide (Y <sub>2</sub> O <sub>3</sub> )	~15	6	2.3	10 <sup>4</sup> –10 <sup>5</sup> ×	Silicate formation
Hafnium oxide (HfO <sub>2</sub> )	~20	6	1.5	10 <sup>4</sup> –10 <sup>5</sup> ×	~950°C
Zirconium oxide (ZrO <sub>2</sub> )	~23	5.8	1.4	10 <sup>4</sup> –10 <sup>5</sup> ×	~900°C
Strontium titanate (SrTiO <sub>3</sub> )	3.3	–0.1			
Zirconium silicate (ZrSiO <sub>4</sub> )	6*	1.5			
Hafnium silicate (HSiO <sub>4</sub> )	6*	1.5			

\*Estimated value.

Wong/IBM J. of R&D, V46N2/3P133–168

45

Penn ESE534 Spring 2010 – DeHon

## Intel NYT Announcement

### • Intel Says Chips Will Run Faster, Using Less Power

- NYT 1/27/07, John Markov
- Claim: “most significant change in the materials used to manufacture silicon chips since Intel pioneered the modern integrated-circuit transistor more than four decades ago”
- “Intel’s advance was in part in finding a new insulator composed of an alloy of hafnium... will replace the use of silicon dioxide.”

**TRANSISTOR CHANGES**  
As transistors get smaller, leakage becomes more of a problem. Intel's new insulator material, hafnium-based insulator, is thicker than silicon dioxide, which means it takes more voltage to turn the transistor on, reducing power consumption.


**CURRENT TRANSISTORS**  
Current transistors use extremely thin silicon dioxide insulators, which lead to current leakage. Thicker insulators reduce leakage but reduces the electric charge passing through, impeding performance.



Penn ESE534 Spring 2010 – DeHon

## Wire Layers = More Wiring

Metal Levels



47

Penn ESE534 Spring 2010 – DeHon

## Typical chip cross-section illustrating hierarchical scaling methodology





Figure 70 Cross-section of Hierarchical Scaling—MPU Device

Penn ESE534 Spring 2010 – DeHon [ITRS2005 Interconnect Chapter] 48

## Improving Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V/\kappa$
- $I_d = (\mu C_{Ox}/2)(W/L)(V_{gs} - V_{TH})^2$
- $I_d \rightarrow I_d/\kappa$
- $C \rightarrow C/\kappa$
- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$ 
  - Lower C.
  - Don't scale V.



49

Penn ESE534 Spring 2010 – DeHon

## ...But Power Dissipation (Dynamic)

- |   |   |
|---|---|
| <ul style="list-style-type: none"> <li>Capacitive (Dis) charging</li> <li><math>P = (1/2)CV^2f</math></li> <li><math>V \rightarrow V/\kappa</math></li> <li><math>C \rightarrow C/\kappa</math></li> <li><math>P \rightarrow P/\kappa^2</math></li> </ul> | <ul style="list-style-type: none"> <li>Increase Frequency?</li> <li><math>f \rightarrow kf</math> ?</li> <li><math>P \rightarrow P/\kappa^2</math></li> </ul> |
|---|---|

If not scale V, power dissipation not scale.

50

Penn ESE534 Spring 2010 – DeHon

## ...And Power Density

- $P \rightarrow P$  (increase frequency)
- $P \rightarrow P/\kappa$  (dynamic, same freq.)
- But...  $A \rightarrow A/\kappa^2$
- $P/A \rightarrow \kappa P/A$  ... or ...  $\kappa^2 P/A$
- Power Density Increases**

...this is where some companies have gotten into trouble...

51

Penn ESE534 Spring 2010 – DeHon

## Intel on Leakage

### Projected Power (unconstrained)



Penn ESE534 Spring 2010 – DeHon

52

[source: Borkar/Intel, Micro37, 12/04]

## Physical Limits

- Doping?
- Features?

53







Penn ESE534 Spring 2010 – DeHon

## Physical Limits

- Depended on
  - bulk effects
    - doping
    - current (many electrons)
    - mean free path in conductor
  - localized to conductors
- Eventually
  - single electrons, atoms
  - distances close enough to allow tunneling

54

Penn ESE534 Spring 2010 – DeHon



## Conventional Scaling

- Ends in your lifetime
- ...perhaps in your first few years out of school...
- Perhaps already:
  - "Basically, this is the end of scaling."
    - May 2005, Bernard Meyerson, V.P. and chief technologist for IBM's systems and technology group

Penn ESE534 Spring 2010 – DeHon

61

## Finishing Up...

Penn ESE534 Spring 2010 – DeHon

62

## Admin

- Reading
  - Wed. on blackboard
  - None for next Monday
  - Next Wed. (will be) on blackboard

Penn ESE534 Spring 2010 – DeHon

63

## Big Ideas [MSB Ideas]

- Moderately predictable VLSI Scaling
  - unprecedeted capacities/capability growth for engineered systems
  - **change**
  - be prepared to exploit
  - account for in comparing across time
  - ...but not for much longer

Penn ESE534 Spring 2010 – DeHon

64

## Big Ideas [MSB-1 Ideas]

- Uniform scaling reasonably accurate for past couple of decades
- Area increase  $\kappa^2$ 
  - Real capacity maybe a little less?
- Gate delay decreases  $(1/\kappa)$ 
  - ...maybe a little less
- Wire delay not decrease, maybe increase
- Overall delay decrease less than  $(1/\kappa)$

Penn ESE534 Spring 2010 – DeHon

65