

Problem: What is the worst-case delay for this circuit?

(Assume a unit delay model; each gate shown requires one unit of delay.)

