

ESE535: Electronic Design Automation

Day 23: April 27, 2008
Processor Verification



Penn ESE 535 Spring 2008 -- DeHon

Today

- Specification/Implementation
- Abstraction Functions
- Correctness Condition
- Verification
- Self-Consistency

2

Specification

- Abstract from Implementation
- Describes observable/correct behavior

3

Implementation

- Some particular embodiment
- Should have **same** observable behavior
 - Same with respect to **important** behavior
- Includes many more details than spec.
 - How performed
 - Auxiliary/intermediate state

4

Important Behavior


- Same output sequence for input sequence
 - Same output after some time?
- Timing?
 - Number of clock cycles to/between results?
 - Timing w/in bounds?
- Ordering?

5

Penn ESE 535 Spring 2008 -- DeHon

Abstraction Function

- Map from implementation state to specification state
 - Use to reason about implementation correctness
 - Want to guarantee: $AF(F_i(q,i)) = F_s(AF(q),i)$



6

Penn ESE 535 Spring 2008 -- DeHon

Familiar Example

- Memory Systems
 - Specification:
 - $W(A,D)$
 - $R(A) \rightarrow D$ from last D written to this address
 - Specification state: contents of memory
 - Implementation:
 - Multiple caches, VM, pipelined, Write Buffers...
 - Implementation state: much richer...

Penn ESE 535 Spring 2008 -- DeHon

7

Memory AF

- Maps from
 - State of caches/WB/etc.
- To
 - Abstract state of memory
- Guarantee $AF(F_i(q,l)) == Fs(AF(q),l)$
 - Guarantee change to state always represents the correct thing

Penn ESE 535 Spring 2008 -- DeHon

8

Abstract Timing

- For computer memory system
 - Cycle-by-cycle timing not part of specification
 - Must abstract out
- Solution:
 - Way of saying “no response”
 - Saying “skip this cycle”
 - Marking data presence
 - (tagged data presence pattern)

Penn ESE 535 Spring 2008 -- DeHon

9


Filter to Abstract Timing

- Filter input/output sequence
- $Os(in) \rightarrow out$
- $FilterStall(Impl_{in}) = in$
- $FilterStall(Impl_{out}) = out$
- For all sequences $Impl_{in}$
 - $FilterStall(Oi(Impl_{in})) = Os(FilterStall(Impl_{in}))$

Penn ESE 535 Spring 2008 -- DeHon

10

DLX Datapath




DLX unpipelined datapath from H&P (Fig. 3.1 e2, A.17 e3) 11
Penn ESE 535 Spring 2008 -- DeHon


Processors

- Pipeline is big difference between specification state and implementation state.
- Specification State:
 - Register contents (incl. PC)
 - Memory contents

Penn ESE 535 Spring 2008 -- DeHon




Revised Pipeline



DLX repipelined datapath from H&P (Fig. 3.22 e2, A.24 e3) 13
Penn ESE 535 Spring 2008 -- DeHon

Processors




- Pipeline is big difference between specification state and implementation state.
- Specification State:
 - Register contents (incl. PC)
 - Memory contents
- Implementation State:
 - Instruction in pipeline
 - Lots of bits
 - Many more states
 - State-space explosion to track

14

Penn ESE 535 Spring 2008 -- DeHon


Compare



Penn ESE 535 Spring 2008 -- DeHon

Observation

- After flushing pipeline,
 - Reduce implementation state to specification state
- Can flush pipeline with series of NOPs or stall cycles



Penn ESE 535 Spring 2008 -- DeHon


Pipelined Processor Correctness

- w = input sequence
- w_f = flush sequence
 - Enough NOPs to flush pipeline state
- Forall states q and prefix w
 - $F_i(q, w w_f) \rightarrow F_s(q, w w_f)$
 - $F_i(q, w w_f) \rightarrow F_s(q, w)$
- FSM observation
 - Finite state in pipeline
 - only need to consider finite w

17

Penn ESE 535 Spring 2008 -- DeHon

Pipeline Correspondence



[Burch+Dill, CAV'94]

18

Penn ESE 535 Spring 2008 -- DeHon

Equivalence

- Now have a logical condition for equivalence
- Need to show that it holds
 - Is a Tautology
- Or find a counter example

19

Penn ESE 535 Spring 2008 -- DeHon

Ideas

- Extract Transition Function
- Segregate datapath
- Symbolic simulation on variables
 - For q, w's
- Case splitting search
 - Implication pruning

20

Penn ESE 535 Spring 2008 -- DeHon

Extract Transition Function

- From HDL
- Similar to what we saw for FSMs

21

Penn ESE 535 Spring 2008 -- DeHon

Segregate Datapath

- Big state blowup is in size of datapath
 - Represent data symbolically/abstractly
 - Independent of bitwidth
 - **Not verify** datapath/ALU functions as part of this
 - Can verify ALU logic separately using combinational verification techniques
 - Abstract/uninterpreted functions for datapath

22

Penn ESE 535 Spring 2008 -- DeHon

Burch&Dill Logic

- Quantifier-free
- Uninterpreted functions (datapath)
- Predicates with
 - Equality
 - Propositional connectives

23

Penn ESE 535 Spring 2008 -- DeHon

B&D Logic

- Formula = **ite**(formula, formula, formula)
 - | (term=term)
 - | psym(term,...term)
 - | pvar | **true** | **false**
- Term = **ite**(formula,term,term)
 - | fsym(term,...term)
 - | tvar

24

Penn ESE 535 Spring 2008 -- DeHon


Sample

- Regfile:
 - (ite stall
regfile
(write regfile
dest
(alu op
(read regfile src1)
(read regfile src2))))

25

Penn ESE 535 Spring 2008 -- DeHon

Sample Pipeline




26

Penn ESE 535 Spring 2008 -- DeHon

Example Logic

- arg1:
 - (ite (or bubble-ex
(not (= src1 dest-ex)))
(read
(ite bubble-wb
regfile
(write regfile dest-wb result))
src1)
(alu op-ex arg1 arg2))



27

Penn ESE 535 Spring 2008 -- DeHon

Symbolic Simulation

- Create logical expressions for outputs/state
 - Taking initial state/inputs as variables

28

Penn ESE 535 Spring 2008 -- DeHon

Case Splitting Search

- Satisfiability Problem
- Pick an unresolved variable
- Branch on true and false
- Push implications
- Bottom out at consistent specification
- Exit on contradiction
- Pragmatic: use memoization to reuse work

29

Penn ESE 535 Spring 2008 -- DeHon

Review: What have we done?

- Reduced to simpler problem
 - Simple, clean specification
- Abstract Simulation
 - Explore all possible instruction sequences
- Abstracted the simulation
 - Focus on control
 - Divide and Conquer: control vs. arithmetic
- Used Satisfiability for reachability in search in abstract simulation

30

Penn ESE 535 Spring 2008 -- DeHon

Achievable

- Burch&Dill: Verify 5-stage pipeline DLX
 - 1 minute in 1994

Penn ESE 535 Spring 2008 -- DeHon

31

Self Consistency

Penn ESE 535 Spring 2008 -- DeHon

32

Self-Consistency

- Compare same implementation in two different modes of operation
 - (which should not affect result)
- Compare pipelined processor
 - To self w/ NOPs separating instructions
 - So only one instruction in pipeline at a time

Penn ESE 535 Spring 2008 -- DeHon

33

Self-Consistency

- w = instruction sequence
- $S(w)$ = w with no-ops
- Show: Forall q, w
 - $F(q,w) = F(q,S(w))$

Penn ESE 535 Spring 2008 -- DeHon

34

Sample Result

Circuit	Gates	Latches	Simulation Variables	Execution Time (hr)	Equivalent Simulation Cases
A	8452	2506	49	3	$6 * 10^{11}$
B	72664	11709	144	10	$2 * 10^{13}$

Table 1. Self-consistency checking results.

[Jones, Seger, Dill/FMCAD 1996]
n.b. Jones&Seger at Intel

35

IMPL-ABS Verification	IMPL Reach. Inv.		IMPL-ABS	
	CPU (sec)	Case Splits	CPU (sec)	Case Splits
Base Case	1.9	10	0.7	4
Issue	454.8	26,214	130.9	18,686
Dispatch	49.1	12,036	163.3	45,828
Writeback	35.0	842	42.1	4,426
Retire	29.5	8,392	307.0	59,474

Verification running on P2-200MHz
[Skakkebæk, Jones, and Dill / CAV 1998]

ABS-ISA Verification	CPU (sec)	Case Splits
ABS Inv.	222.2	48,440
Obl. 2	37.6	530
Obl. 3	26.2	2
Obl. 4	7.0	2
Obl. 5	17.8	14

Penn ESE 535 Spring 2008 -- DeHon

36

Key Idea

- Implementation State reduces to Specification state after finite series of operations
- Abstract datapath to avoid dependence on bitwidth

37

Penn ESE 535 Spring 2008 -- DeHon

Admin

- Last Class
- Final office hours T4pm
- Assignment 7 due May 13th
- I did make it clear **you cannot pass class** without completing the programming assignments (3,4,5).

38

Penn ESE 535 Spring 2008 -- DeHon

Big Ideas

- Proving Invariants
- Divide and Conquer
- Exploit structure

39

Penn ESE 535 Spring 2008 -- DeHon