

# ESE535: Electronic Design Automation

Day 2: January 23, 2008  
Covering



## Problem


- Implement a “gate-level” netlist in terms of some library of primitives
- General
  - easy to change technology
  - easy to experiment with library requirements
    - Evaluate benefits of new cells...
    - Evaluate architecture with different primitives

## Input


- netlist
- library
- represent both in normal form:
  - nand gate
  - inverters

## Elements of a library - 1


Element/Area Cost    Tree Representation (normal form)



## Elements of a library - 2




## Input Circuit Netlist




## Problem statement

Find an "optimal" (in area, delay, power) mapping of this circuit (DAG)



into this library



Penn ESE535 Spring2008 -- DeHon 7


## Why covering now?

- Nice/simple cost model
- problem can be solved well
  - somewhat clever solution
- general/powerful technique
- show off special cases
  - harder/easier cases
- show off things that make hard
- show off bounding

Penn ESE535 Spring2008 -- DeHon 8

## What's the problem? Trivial Covering

subject DAG



7    NAND2 (3) = 21

5    INV    (2) = 10

---

Area cost 31

Penn ESE535 Spring2008 -- DeHon 9

## Cost Models


Penn ESE535 Spring2008 -- DeHon 10

## Cost Model: Area

- **Assume:** Area in gates
- or, at least, can pick an area/gate
  - so proportional to gates
- e.g.
  - Standard Cell design
  - Standard Cell/route over cell
  - gate array

Penn ESE535 Spring2008 -- DeHon 11

## Standard Cell Area



Cell area

Width of channel fairly constant?

Penn ESE535 Spring2008 -- DeHon 12


## Cost Model: Delay

- Delay in gates
  - at least assignable to gates
    - $T_{wire} \ll T_{gate}$
    - $T_{wire} \approx \text{constant}$
  - delay exclusively/predominantly in gates
    - Gates have  $C_{out}$ ,  $C_{in}$
    - lump capacitance for output drive
    - delay  $\sim T_{gate} + \text{fanout} \times C_{in}$
    - $C_{wire} \ll C_{in}$
    - or  $C_{wire}$  can lump with  $C_{out}/T_{gate}$

Penn ESE535 Spring2008 -- DeHon

13


## Logic Delay



Penn ESE535 Spring2008 -- DeHon

14


## Parasitic Capacitances



Penn ESE535 Spring2008 -- DeHon

15

## Delay of Net



Penn ESE535 Spring2008 -- DeHon

16

## Cost Model: Delay

- Delay in gates
  - at least assignable to gates
    - $T_{wire} \ll T_{gate}$
    - $T_{wire} \approx \text{constant}$
  - delay exclusively/predominantly in gates
    - Gates have  $C_{out}$ ,  $C_{in}$
    - lump capacitance for output drive
    - delay  $\sim T_{gate} + \text{fanout} \times C_{in}$
    - $C_{wire} \ll C_{in}$
    - or  $C_{wire}$  can lump with  $C_{out}/T_{gate}$

Penn ESE535 Spring2008 -- DeHon

17

## Cost Models

- Why do I show you models?
  - not clear there's one "right" model
  - changes over time
  - you're going to encounter many different kinds of problems
  - want you to see formulations so can critique and develop own
  - simple cost models make problems tractable
    - are surprisingly adequate
  - simple, at least, help bound solutions
  - may be wrong today...need to rethink



Penn ESE535 Spring2008 -- DeHon

18


# Approaches

## Greedy work?


- Greedy = pick next locally "best" choice




## Greedy In→Out




## Greedy In→Out




## Greedy Out→In



## Greedy Out→In



## But...



Penn ESE535 Spring2008 -- DeHon

25

## Greedy Problem

- What happens in the future (elsewhere in circuit) will determine what should be done at this point in the circuit.
- Can't just pick best thing for now and be done.

Penn ESE535 Spring2008 -- DeHon

26


## Brute force?

- Pick a node (output)
- Consider
  - all possible gates which may cover that node
  - branch on all inputs after cover
  - pick least cost node

Penn ESE535 Spring2008 -- DeHon

27

## Pick a Node



Penn ESE535 Spring2008 -- DeHon

28

## Brute force?

- Pick a node (output)
- Consider
  - all possible gates which may cover that node
  - recurse on all inputs after cover
  - pick least cost node
- Explore all possible covers
  - can find optimum

Penn ESE535 Spring2008 -- DeHon

29


## Analyze brute force?

- Time?
 
$$T_{brute}(node) = \sum_{i=0}^{\max \text{ pattern}} \left( T_{match}(P_i) + \sum_{j=0}^{\max \text{ in}} (T_{brute}(\text{in } j)) \right)$$
- Say P patterns, constant time to match each
  - (if patterns long could be  $> O(1)$ )
- P-way branch at each node...
- ...exponential
  - $O((P)^{\text{depth}})$

Penn ESE535 Spring2008 -- DeHon

30

## Structure inherent in problem to exploit?




Penn ESE535 Spring2008 -- DeHon

31

## Structure inherent in problem to exploit?

- There are only N unique nodes to cover!



Penn ESE535 Spring2008 -- DeHon

32

## Structure

- If subtree solutions do not depend on what happens outside of its subtree
  - separate tree
  - farther up tree
- Should only have to look at N nodes.
- Time(N) =  $N * P * T(\text{match})$ 
  - w/ P fixed/bounded  $\rightarrow$  linear in N
  - w/ cleverness work isn't  $P * T(\text{match})$  at every node

Penn ESE535 Spring2008 -- DeHon

33


## Idea Re-iterated

- Work from inputs
- Optimal solution to subproblem is contained in optimal, global solution
- Find optimal cover for each node
- Optimal cover:
  - examine all gates at this node
  - look at cost of gate and its inputs
  - pick least

Penn ESE535 Spring2008 -- DeHon

34



## Work front-to-back



Penn ESE535 Spring2008 -- DeHon







35







## Work Example (area)









Penn ESE535 Spring2008 -- DeHon







36

















### Note

- There are nodes we cover which will **not** appear in final solution.

Penn ESE535 Spring2008 -- DeHon 64




### Dynamic Programming Solution

- Solution described is general instance of dynamic programming
- Require:
  - optimal solution to subproblems is optimal solution to whole problem
  - (all optimal solutions equally good)
  - divide-and-conquer gets same (finite/small) number of subproblems
- Same technique used for instruction selection

Penn ESE535 Spring2008 -- DeHon 66

## Delay

- Similar
  - $\text{Cost}(\text{node}) = \text{Delay}(\text{gate}) + \text{Max}(\text{Delay}(\text{input}))$




Penn ESE535 Spring2008 -- DeHon

67

## DAG

- DAG = Directed Acyclic Graph
  - Distinguish from tree ( $\text{tree} \subset \text{DAG}$ )
  - Distinguish from cyclic Graph
  - $\text{DAG} \subset \text{Directed Graph (digraph)}$



Penn ESE535 Spring2008 -- DeHon

68

## Trees vs. DAGs


- Optimal for trees
  - why?
    - Area
    - Delay

Penn ESE535 Spring2008 -- DeHon

69

## Not optimal for DAGs

- Why?




Penn ESE535 Spring2008 -- DeHon

70

## Not optimal for DAGs

- Why?




Penn ESE535 Spring2008 -- DeHon

71

## Not optimal for DAGs

- Why?



Penn ESE535 Spring2008 -- DeHon

72

## Not Optimal for DAGs (area)


- $\text{Cost}(N) = \text{Cost}(\text{gate}) + \sum \text{Cost}(\text{input nodes})$
- think of sets
- cost is magnitude of set union
- **Problem:** minimum cost (magnitude) solution isn't necessarily the best pick
  - get interaction between subproblems
  - subproblem optimum not global...

Penn ESE535 Spring2008 -- DeHon

73

## Not Optimal for DAGs

- Delay:
  - in fanout model, depends on problem you haven't already solved (delay of node depends on number of uses)



Penn ESE535 Spring2008 -- DeHon

74

## What do people do?

- Cut DAGs at fanout nodes
- optimally solve resulting trees
- Area
  - guarantees covered once
    - get accurate costs in covering trees, made "premature" assignment of nodes to trees
- Delay
  - know where fanout is

Penn ESE535 Spring2008 -- DeHon

75

## Bounding

- Tree solution give bounds (esp. for delay)
  - single path, optimal covering for delay
  - (also make tree by replicating nodes at fanout points)
- no fanout cost give bounds
  - know you can't do better
- delay bounds useful, too
  - know what you're giving up for area
  - when delay matters

Penn ESE535 Spring2008 -- DeHon

76

## (Multiple Objectives?)

- Like to say, get delay, then area
  - won't get minimum area for that delay
  - algorithm only keep best delay
  - ...but best delay on off critical path piece not matter
    - ...could have accepted more delay there
  - don't know if on critical path while building subtree
  - (iterate, keep multiple solutions)

Penn ESE535 Spring2008 -- DeHon

77

## Many more details...

- Implement well
- Combine criteria
  - (touch on some later)
- ...see literature
  - (put some refs on web)

Penn ESE535 Spring2008 -- DeHon

78

## Admin

- Reminder: Reading for Monday
  - Flowmap → classic FPGA-mapping paper
  - (will mail pointers this afternoon)
- Assignment 1 out today

## Big Ideas

- simple cost models
- problem formulation
- identifying structure in the problem
- special structure
- characteristics that make problems hard
- bounding solutions