

ESE535: Electronic Design Automation

Day 2: January 23, 2008
Covering



Penn ESE535 Spring2008 -- DeHon

Problem

- Implement a “gate-level” netlist in terms of some library primitives
- General
 - easy to change technology
 - easy to experiment with library requirements
 - Evaluate benefits of new cells...
 - Evaluate architecture with different primitives

2

Penn ESE535 Spring2008 -- DeHon

Input

- netlist
 - library
- represent both in normal form:
 - nand gate
 - inverters

3

Penn ESE535 Spring2008 -- DeHon

Elements of a library - 1

	Element/Area Cost	Tree Representation (normal form)
INVERTER	2	
NAND2	3	
NAND3	4	
NAND4	5	

Example: Keutzer

4

Penn ESE535 Spring2008 -- DeHon


Elements of a library - 2

	Element/Area Cost	Tree Representation (normal form)
AOI21	4	
AOI22	5	

5

Penn ESE535 Spring2008 -- DeHon

Input Circuit Netlist




6

Penn ESE535 Spring2008 -- DeHon

Problem statement

Find an ``optimal'' (in area, delay, power) mapping of this circuit (DAG)



into this library



7

Penn ESE535 Spring2008 -- DeHon

Why covering now?


- Nice/simple cost model
- problem can be solved well
 - somewhat clever solution
- general/powerful technique
- show off special cases
 - harder/easier cases
- show off things that make hard
- show off bounding

8

Penn ESE535 Spring2008 -- DeHon

What's the problem? Trivial Covering

subject DAG



7
5 NAND2 (3) = 21
INV (2) = 10
Area cost 31

9

Penn ESE535 Spring2008 -- DeHon

Cost Models

10

Penn ESE535 Spring2008 -- DeHon


Cost Model: Area

- **Assume:** Area in gates
- or, at least, can pick an area/gate
 - so proportional to gates
- e.g.
 - Standard Cell design
 - Standard Cell/route over cell
 - gate array

11

Penn ESE535 Spring2008 -- DeHon

Standard Cell Area



Penn ESE535 Spring2008 -- DeHon


Cost Model: Delay

- Delay in gates
 - at least assignable to gates
 - $T_{wire} \ll T_{gate}$
 - $T_{wire} \approx \text{constant}$
 - delay exclusively/predominantly in gates
 - Gates have C_{out}, C_{in}
 - lump capacitance for output drive
 - delay $\sim T_{gate} + \text{fanout} \times C_{in}$
 - $C_{wire} \ll C_{in}$
 - or C_{wire} can lump with C_{out}/T_{gate}

Penn ESE535 Spring2008 -- DeHon


13

Logic Delay



14


Parasitic Capacitances



Penn ESE535 Spring2008 -- DeHon

15

Delay of Net



16

Cost Model: Delay

- Delay in gates
 - at least assignable to gates
 - $T_{wire} \ll T_{gate}$
 - $T_{wire} \approx \text{constant}$
 - delay exclusively/predominantly in gates
 - Gates have C_{out}, C_{in}
 - lump capacitance for output drive
 - delay $\sim T_{gate} + \text{fanout} \times C_{in}$
 - $C_{wire} \ll C_{in}$
 - or C_{wire} can lump with C_{out}/T_{gate}

Penn ESE535 Spring2008 -- DeHon

17

Cost Models

- Why do I show you models?
 - not clear there's one "right" model
 - changes over time
 - you're going to encounter many different kinds of problems
 - want you to see formulations so can critique and develop own
 - simple cost models make problems tractable
 - are surprisingly adequate
 - simple, at least, help bound solutions
 - may be wrong today...need to rethink

Penn ESE535 Spring2008 -- DeHon

18


Approaches

Penn ESE535 Spring2008 -- DeHon

19

Greedy work?

- Greedy = pick next locally “best” choice




2 3 4 6

20

Penn ESE535 Spring2008 -- DeHon


Greedy In→Out



21

Penn ESE535 Spring2008 -- DeHon


Greedy In→Out



22

Penn ESE535 Spring2008 -- DeHon


Greedy Out→In



23

Penn ESE535 Spring2008 -- DeHon


Greedy Out→In



24

Penn ESE535 Spring2008 -- DeHon

But...



Penn ESE535 Spring2008 -- DeHon

4 2 4 = 10

25

Greedy Problem

- What happens in the future (elsewhere in circuit) will determine what should be done at this point in the circuit.
- Can't just pick best thing for now and be done.

26

Penn ESE535 Spring2008 -- DeHon


Brute force?

- Pick a node (output)
- Consider
 - all possible gates which may cover that node
 - branch on all inputs after cover
 - pick least cost node

27

Penn ESE535 Spring2008 -- DeHon

Pick a Node



28

Penn ESE535 Spring2008 -- DeHon

Brute force?

- Pick a node (output)
- Consider
 - all possible gates which may cover that node
 - recurse on all inputs after cover
 - pick least cost node
- Explore all possible covers
 - can find optimum

29

Penn ESE535 Spring2008 -- DeHon


Analyze brute force?

- Time?
$$T_{brute}(node) = \sum_{i=0}^{\max \text{ pattern}} \left(T_{match}(P_i) + \sum_{j=0}^{\max \text{ in}} (T_{brute}(\text{in } j)) \right)$$
- Say P patterns, constant time to match each
 - (if patterns long could be $> O(1)$)
- P-way branch at each node...
- ...exponential
 - $O((P)^{\text{depth}})$

30

Penn ESE535 Spring2008 -- DeHon

Structure inherent in problem to exploit?




31

Penn ESE535 Spring2008 -- DeHon

Structure inherent in problem to exploit?

- There are only N unique nodes to cover!



32

Penn ESE535 Spring2008 -- DeHon

Structure

- If subtree solutions do not depend on what happens outside of its subtree
 - separate tree
 - farther up tree
- Should only have to look at N nodes.
- Time(N) = $N \cdot P \cdot T(\text{match})$
 - w/ P fixed/bounded \rightarrow linear in N
 - w/ cleverness work isn't $P \cdot T(\text{match})$ at every node

33

Penn ESE535 Spring2008 -- DeHon


Idea Re-iterated

- Work from inputs
- Optimal solution to subproblem is contained in optimal, global solution
- Find optimal cover for each node
- Optimal cover:
 - examine all gates at this node
 - look at cost of gate and its inputs
 - pick least

34

Penn ESE535 Spring2008 -- DeHon


Work front-to-back



35

Penn ESE535 Spring2008 -- DeHon


Work Example (area)



Penn ESE535 Spring2008 -- DeHon


36

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 37

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 38

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 39

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 40

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 41

Work Example (area)



Penn ESE535 Spring2008 -- DeHon 4 5 4 5 42

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

43

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5

4

5 44

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

45

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5

4

5 46

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

47

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5

4

5 48

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

49

Work Example (area)



Penn ESE535 Spring2008 -- DeHon 4


5

4

5

50

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

51

Work Example (area)



Penn ESE535 Spring2008 -- DeHon 4


5

4

5

52

Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4

5 4 5

53

Work Example (area)



Penn ESE535 Spring2008 -- DeHon 4


5

4


5

54


Work Example (area)




Work Example (area)




Work Example (area)




Work Example (area)




Work Example (area)



Work Example (area)




Work Example (area)




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 61

Optimal Cover



Penn ESE535 Spring2008 -- DeHon 4 5 4 5 62

Optimal Cover




Penn ESE535 Spring2008 -- DeHon 4 5 4 5 63

Note

- There are nodes we cover which will **not** appear in final solution.

64

“Unused” Nodes



Penn ESE535 Spring2008 -- DeHon 4 5 4 5 65

Dynamic Programming Solution


- Solution described is general instance of dynamic programming
- Require:
 - optimal solution to subproblems is optimal solution to whole problem
 - (all optimal solutions equally good)
 - divide-and-conquer gets same (finite/small) number of subproblems
- Same technique used for instruction selection

66

Delay

- Similar

- Cost(node) =
 Delay(gate)+Max(Delay(input))




67

Penn ESE535 Spring2008 -- DeHon

DAG

- DAG = Directed Acyclic Graph

- Distinguish from tree ($\text{tree} \subset \text{DAG}$)
- Distinguish from cyclic Graph
- $\text{DAG} \subset \text{Directed Graph (digraph)}$



68

Penn ESE535 Spring2008 -- DeHon

Trees vs. DAGs

- Optimal for trees


- why?
 - Area
 - Delay

69

Penn ESE535 Spring2008 -- DeHon

Not optimal for DAGs

- Why?




70

Penn ESE535 Spring2008 -- DeHon

Not optimal for DAGs

- Why?




71

Penn ESE535 Spring2008 -- DeHon

Not optimal for DAGs

- Why?



72

Penn ESE535 Spring2008 -- DeHon

Not Optimal for DAGs (area)


- $\text{Cost}(N) = \text{Cost}(\text{gate}) + \sum \text{Cost}(\text{input nodes})$
- think of sets
- cost is magnitude of set union
- **Problem:** minimum cost (magnitude) solution isn't necessarily the best pick
 - get interaction between subproblems
 - subproblem optimum not global...

73

Penn ESE535 Spring2008 -- DeHon

Not Optimal for DAGs

- Delay:
 - in fanout model, depends on problem you haven't already solved (delay of node depends on number of uses)



74

Penn ESE535 Spring2008 -- DeHon

What do people do?

- Cut DAGs at fanout nodes
- optimally solve resulting trees
- Area
 - guarantees covered once
 - get accurate costs in covering trees, made "premature" assignment of nodes to trees
- Delay
 - know where fanout is

75

Penn ESE535 Spring2008 -- DeHon

Bounding

- Tree solution give bounds (esp. for delay)
 - single path, optimal covering for delay
 - (also make tree by replicating nodes at fanout points)
- no fanout cost give bounds
 - know you can't do better
- delay bounds useful, too
 - know what you're giving up for area
 - when delay matters

76

Penn ESE535 Spring2008 -- DeHon

(Multiple Objectives?)

- Like to say, get delay, then area
 - won't get minimum area for that delay
 - algorithm only keep best delay
 - ...but best delay on off critical path piece not matter
 - ...could have accepted more delay there
 - don't know if on critical path while building subtree
 - (iterate, keep multiple solutions)

77

Penn ESE535 Spring2008 -- DeHon

Many more details...

- Implement well
- Combine criteria
 - (touch on some later)
- ...see literature
 - (put some refs on web)

78

Penn ESE535 Spring2008 -- DeHon

Admin

- Reminder: Reading for Monday
 - Flowmap → classic FPGA-mapping paper
 - (will mail pointers this afternoon)
- Assignment 1 out today

Big Ideas

- simple cost models
- problem formulation
- identifying structure in the problem
- special structure
- characteristics that make problems hard
- bounding solutions