


# ESE535: Electronic Design Automation

Day 18: April 1, 2009  
Retiming



## Today

- Retiming
  - Cycle time (clock period)
  - C-slow
  - Initial states
  - Register minimization




## Task

- Move registers to:
  - Preserve semantics
  - Minimize path length between registers
    - Reduce cycle time
  - ...while minimizing number of registers required

## Example: Same Semantics

- Externally: no observable difference




## Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- *i.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

## Other Goals

- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time
- ...start talking about minimizing cycle...

## Simple Example




Path Length (L) = 4


Can we do better?

## Legal Register Moves


- Retiming Lag/Lead



## Canonical Graph Representation




Observable I/O




Separate arc for each path  
Weight edges by number of registers  
(weight nodes by delay through node)

## Critical Path Length




Observable I/O



**Critical Path:** Length of longest path of zero weight nodes  
Compute in  $O(|E|)$  time by leveling network:

Topological sort, push path lengths forward until find register.

## Retiming Lag/Lead



**Retiming:** Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

## Valid Retiming

- Retiming is valid as long as:
  - $\forall e$  in graph
    - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
- Assuming original circuit was a valid synchronous circuit, this guarantees:
  - non-negative register weights on all edges
    - no travel backward in time :-)
  - all cycles have strictly positive register counts
  - propagation delay on each vertex is non-negative (assumed 1 for today)

## Retiming Task


- Move registers  $\equiv$  assign lags to nodes
  - lags define all locally legal moves
- Preserving non-negative edge weights
  - (previous slide)
  - guarantees collection of lags remains consistent globally

Penn ESE535 Spring 2009 -- DeHon

13

## Retiming Transformation

- Properties invariant to retiming
  1. number of registers around a cycle
  2. delay along a cycle
- Cycle of length  $P$  must have
  - at least  $P/c$  registers on it to be retimeable to cycle  $c$
  - Can be computed from invariant above



Penn ESE535 Spring 2009 -- DeHon

14

## Optimal Retiming

- There is a retiming of
  - graph  $G$
  - w/ clock cycle  $c$
  - iff  $G-1/c$  has no cycles with negative edge weights
- $G-\alpha \equiv$  subtract  $\alpha$  from each edge weight

Penn ESE535 Spring 2009 -- DeHon

15


## 1/c Intuition

- Want to place a register every  $c$  delay units
- Each register adds one
- Each delay subtracts  $1/c$
- As long as remains more positives than negatives around all cycles
  - can move registers to accommodate
  - Captures the  $\text{regs} = P/c$  constraints

Penn ESE535 Spring 2009 -- DeHon

16

## $G-1/c$



Penn ESE535 Spring 2009 -- DeHon

17

## Compute Retiming

- $\text{Lag}(v) =$  shortest path to I/O in  $G-1/c$
- Compute shortest paths in  $O(|V||E|)$ 
  - Bellman-Ford
  - also use to detect negative weight cycles when  $c$  too small

Penn ESE535 Spring 2009 -- DeHon

18


## Bellman Ford

- For  $k \leftarrow 0$  to  $N$ 
  - $u_i \leftarrow -\infty$  (except  $u_i=0$  for I/O)
- For  $k \leftarrow 0$  to  $N$ 
  - for  $e_{ij} \in E$ 
    - $u_i \leftarrow \min(u_i, u_j + w(e_{ij}))$
- For  $e_{ij} \in E$  //still update  $\rightarrow$  negative cycle
  - if  $u_i > u_j + w(e_{ij})$ 
    - cycles detected

Penn ESE535 Spring 2009 -- DeHon

19


## Apply to Example



Penn ESE535 Spring 2009 -- DeHon

20


## Try $c=1$



Penn ESE535 Spring 2009 -- DeHon

21

## Apply: Find Lags




Negative weight cycles?  
Shortest paths?

Penn ESE535 Spring 2009 -- DeHon

22


## Apply: Lags



Penn ESE535 Spring 2009 -- DeHon

23

## Apply: Move Registers




$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))_{24}$


Penn ESE535 Spring 2009 -- DeHon

## Apply: Retimed

Observable I/O



Observable I/O





Penn ESE535 Spring 2009 -- DeHon

25

## Apply: Retimed Design


Observable I/O



Penn ESE535 Spring 2009 -- DeHon

26



## Revise Example (fanout delay)



Penn ESE535 Spring 2009 -- DeHon

27



## Revised: Graph



Penn ESE535 Spring 2009 -- DeHon

28


## Revised: Graph



Penn ESE535 Spring 2009 -- DeHon

29


## Revised: C=1?




Penn ESE535 Spring 2009 -- DeHon

30


### Revised: C=2?




### Revised: Lag





### Revised: Lag





Take ceiling to convert to integer lags:





### Revised: Apply Lag



### Revised: Apply Lag




### Revised: Retimed







### Real Cycle



Penn ESE535 Spring 2009 -- DeHon


43

### Real Cycle



Penn ESE535 Spring 2009 -- DeHon


### Cycle C=1?



Penn ESE535 Spring 2009 -- DeHon

45


### Cycle C=2?




Penn ESE535 Spring 2009 -- DeHon

46

### Cycle: C-slow




Cycle=c  $\Rightarrow$  C-slow network has Cycle=1



Penn ESE535 Spring 2009 -- DeHon


### 2-slow Cycle $\Rightarrow$ C=1



Penn ESE535 Spring 2009 -- DeHon

48


## 2-Slow Lags



Penn ESE535 Spring 2009 -- DeHon

49


## 2-Slow Retime



Penn ESE535 Spring 2009 -- DeHon

50

## Retimed 2-Slow Cycle



Penn ESE535 Spring 2009 -- DeHon

51

## C-Slow applicable?


- Available parallelism
  - solve C identical, independent problems
    - e.g. process packets (blocks) separately
    - e.g. independent regions in images
- Commutative operators
  - e.g. max example

Penn ESE535 Spring 2009 -- DeHon

52

## Max Example

2-Slow design:




X2 X2 X1 X1 X0 X0 → Y2 ? Y1 ? Y0 ?

B2 A2 B1 A1 B0 A0 → YA2 YB1 YA1 YB0 YA0 ?

Penn ESE535 Spring 2009 -- DeHon

53

## Max Example



Computes two interleaved streams: even max, odd max

Computes final max of even and odd pairs

Penn ESE535 Spring 2009 -- DeHon


54

## Note


- Algorithm/examples shown
  - for special case of unit-delay nodes
- For general delay,
  - a bit more complicated
  - still polynomial

## Initial State


- What about initial state?



## Initial State




## Initial State




In general, constraints  $\rightarrow$  satisfiable?

## Initial State



## Initial State



Cycle1: 1  
Cycle2:  $!(0^*/in)=1$

Cycle1: /init  
Cycle2:  $!(/init^*/in)=in+init$

init=0

Cycle1: 1

Cycle2:  $!(/init^*/in)=in$

init=1


Cycle1: 0

Cycle2:  $!(/init^*/in)=1$

## Initial State

- Cannot always get exactly the same initial state behavior on the retimed circuit
  - without additional care in the retiming transformation
  - sometimes have to modify structure of retiming to preserve initial behavior
- Only a problem for startup transient
  - if you're willing to clock to get into initial state, not a limitation

## Minimize Registers



## Minimize Registers

- Number of registers:  $\sum w(e)$
- After retime:  $\sum w(e) + \sum (F_I(v) - F_O(v)) \text{lag}(v)$
- delta only in lags
- So want to minimize:  $\sum (F_I(v) - F_O(v)) \text{lag}(v)$ 
  - subject to earlier constraints
    - non-negative register weights, delays
    - positive cycle counts

## Minimize Registers

- Can be formulated as flow problem
- Can add cycle time constraints to flow problem
- Time:  $O(|V||E| \log(|V|) \log(|V|^2/|E|))$

## Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in  $O(|V||E|)$  time
- Also
  - Compute multithreaded computations
  - Minimize registers
- Watch out for initial values

## Admin

- No Class Monday
- Assignment 4 due Wednesday
- Reading for Wednesday online

## Big Ideas

- Exploit freedom
- Formulate transformations (lag assignment)
- Express legality constraints
- Technique:
  - graph algorithms
  - network flow