

# ESE535: Electronic Design Automation

Day 1: January 14, 2009  
Introduction



Penn ESE535 Spring2009 -- DeHon

## Warmup Poll

- How many of you have:
  - Drawn geometry for transistors and wires
  - Sized transistors
  - Placed logic and/or memory cells
  - Selected the individual gates
  - Specified the bit encoding for an FSM
  - Designed a bit-slice for an Adder or ALU
  - Written RTL Verilog or VHDL
  - Written Behavioral Verilog, VHDL, etc. and compiled to hardware?

Penn ESE535 Spring2009 -- DeHon

2


## Modern Design Challenge

- How do we design modern computational systems?
  - Billions of devices
  - used in everything
  - billion dollar businesses
  - rapidly advancing technology
  - more “effects” to address
  - rapidly developing applications and uses

Penn ESE535 Spring2009 -- DeHon

3


## Design Productivity Gap



Penn ESE535 Spring2009 -- DeHon

Source: Payne (CTO Philips Semi) 2004

## The Productivity Gap



\* @ \$160K / Staff Yr. (in 1997 Dollars)

Source: Newton (UCB/GSRC)

Penn ESE535 Spring2009 -- DeHon

## Bottleneck

- Human brain power is the **bottleneck**
  - to producing new designs
  - to creating new things
    - (applications of technology)
  - (to making money)

Penn ESE535 Spring2009 -- DeHon

6


## Avoiding the Bottleneck

- How do we unburden the human?
  - Take details away from him
    - raise the level of abstraction at which he specifies computation
  - Pick up the slack
    - machine take over the details

Penn ESE535 Spring2009 -- DeHon

7


## Design Productivity by Approach



Penn ESE535 Spring2009 -- DeHon

Source: Keutzer (UCB EE 244)

## To Design, Implement, Verify 10M transistors



Penn ESE535 Spring2009 -- DeHon Source: Keutzer (UCB EE 244)

9

## Central Questions

- How do we make the machine fill in the details (elaborate the design)?
- How **well** can it solve this problem?
- How **fast** can it solve this problem?

Penn ESE535 Spring2009 -- DeHon

10

## Outline

- Intro/Setup
- Instructor
- The Problem
- Decomposition
- Costs
- Not Solved
- This Class

Penn ESE535 Spring2009 -- DeHon

11

## Instructor

- VLSI/CAD user + Novel Tech. consumer
  - Architect, Computer Designer
- Avoid tedium
- Analyze Architectures
  - necessary to explore
  - costs different (esp. in new technologies)
- Requirements of Computation

Penn ESE535 Spring2009 -- DeHon

12

## Problem

- Map from a problem specification down to an efficient implementation on a particular computational substrate.
- What is
  - a specification
  - a substrate
  - have to do during mapping

Penn ESE535 Spring2009 -- DeHon

13

## Problem: Specification

- Recall: basic tenant of CS theory
  - we can specify computations precisely
  - Universal languages/building blocks exist
    - Turing machines
    - nand gates

Penn ESE535 Spring2009 -- DeHon

14

## Specifications

- netlist
- logic gates
- FSM
- programming language
  - C, C++, Lisp, Java, block diagram
- DSL
  - MATLAB, Snort
- RTL
  - Register Transfer Level
  - (e.g. subsets of Verilog, VHDL)
- behavioral
- dataflow graph
- layout
- SPICE netlist

Penn ESE535 Spring2009 -- DeHon

15

## Substrate


- ["full" custom VLSI](#)
- [Standard cell](#)
- metal-only gate-array
- [FPGA](#)
- Processor (scalar, VLIW, Vector)
- Array of Processors (SoC, {multi,many}core)
- billiard balls
- [Nanowire PLA](#)
- molecules
- DNA

Penn ESE535 Spring2009 -- DeHon

16

## Full Custom

- Get to define all layers
- Use any geometry you like
- Only rules are process design rules




Penn ESE535 Spring2009 -- DeHon


17

## FPGA

K-LUT (typical k=4)  
Compute block  
w/ optional  
output Flip-Flop



Penn ESE535 Spring2009 -- DeHon




## Standard Cell

- (todo add pix)

Penn ESE535 Spring2009 -- DeHon

19


## Standard Cell Area



Penn ESE535 Spring2009 -- DeHon

20

## Nanowire PLA



Penn ESE535 Spring2009 -- DeHon

21

## What are we throwing away? (what does mapping have to recover?)

- layout
- TR level circuits
- logic gates / netlist
- FSM
- RTL
- behavioral
- programming language
  - C, C++, Lisp, Java
- DSL: MATLAB

Penn ESE535 Spring2009 -- DeHon

22

## Specification not Optimal

- $Y = a*b*c + a*b/c + /a*b*c$
- Multiple representations with the same semantics (computational meaning)
- Only have to implement the semantics, not the “unimportant” detail
- Exploit to make smaller/faster/cooler

Penn ESE535 Spring2009 -- DeHon

23

## Problem Revisited

- Map from some “higher” level down to substrate
- Fill in details:
  - device sizing, placement, wiring, circuits, gate or functional-unit mapping, timing, encoding, data movement, scheduling, resource sharing

Penn ESE535 Spring2009 -- DeHon

24

## Decomposition

- Conventionally, decompose into phases:
  - provisioning, scheduling, assignment -> RTL
  - retiming, sequential opt. -> logic equations
  - logic opt., covering -> gates
  - placement-> placed gates
  - routing->mapped design
- Good abstraction, manage complexity

Penn ESE535 Spring2009 -- DeHon

25

## Decomposition (easy?)

- All steps are (in general) NP-hard.
  - routing
  - placement
  - partitioning
  - covering
  - logic optimization
  - scheduling
- What do we do about NP-hard problems?
  - Return to this problem in a few slides...

Penn ESE535 Spring2009 -- DeHon

26

## Decomposition

- + Easier to solve
  - only worry about one problem at a time
- + Less computational work
  - smaller problem size
- Abstraction hides important objectives
  - solving 2 problems optimally in sequence often not give optimal result of simultaneous solution

Penn ESE535 Spring2009 -- DeHon

27

## Mapping and Decomposition

- Two important things to get back to
  - disentangling problems
  - coping with NP-hardness

Penn ESE535 Spring2009 -- DeHon

28

## Costs

- Once get (preserve) semantics, trying to minimize the cost of the implementation.
  - Otherwise this would be trivial
  - (none of the problems would be NP-hard)
- What costs?
- Typically: EDA [:-)]
  - Energy
  - Delay (worst-case, expected....)
  - Area
- Future
  - Yield
  - Reliability
  - Operational Lifetime

Penn ESE535 Spring2009 -- DeHon

29


## Costs

- Different cost criteria (e.g. E,D,A)
  - behave differently under transformations
  - lead to tradeoffs among them
    - [LUT cover example next slide]
  - even have different optimality/hardness
    - e.g. optimally solve delay covering in poly time, but not area mapping
      - (dig into on Day 2)

Penn ESE535 Spring2009 -- DeHon

30

## Costs: Area vs. Delay



Penn ESE535 Spring2009 -- DeHon

31

## Costs

- Cannot, generally, solve a problem independent of costs
  - costs define what is “optimal”
  - e.g.
    - $(A+B)+C$  vs.  $A+(B+C)$
    - [cost=pob. Gate output is high]
    - A,B,C independent
    - $P(A)=P(B)=0.5$ ,  $P(C)=0.01$
    - $P(A)=0.1$ ,  $P(B)=P(C)=0.5$

Penn ESE535 Spring2009 -- DeHon

32

## Costs may also simplify problem

- Often one cost dominates
  - Allow/supports decomposition
  - Solve dominant problem/effect first (optimally)
  - Cost of other affects negligible
    - total solution can't be far from optimal
  - e.g.
    - Delay (area) in gates, delay (area) in wires
  - Require: formulate problem around relative costs
- Simplify problem at cost of generality

Penn ESE535 Spring2009 -- DeHon

33

## Coping with NP-hard Problems

- simpler sub-problem based on dominant cost or special problem structure
- problems exhibit structure
  - optimal solutions found in reasonable time in practice
- approximation algorithms
  - Can get within some bound of optimum
- heuristic solutions
- high density of good/reasonable solutions?
  - Try many ... filter for good ones
- ...makes it a highly experimental discipline

Penn ESE535 Spring2009 -- DeHon

34

## Not a solved problem

- NP-hard problems
  - almost always solved in suboptimal manner
  - or for particular special cases
- decomposed in suboptimal ways
- quality of solution changes as dominant costs change
  - ...and relative costs are changing!
- new effects and mapping problems crop up with new architectures, substrates

Penn ESE535 Spring2009 -- DeHon

35

## Big Challenge

- Rich, challenging, exciting space
- Great value
  - practical
  - theoretical
- Worth vigorous study
  - fundamental/academic
  - pragmatic/commercial

Penn ESE535 Spring2009 -- DeHon

36

## This Class

- Toolkit of techniques at our disposal
- Common decomposition and subproblems
- **Big ideas** that give us leverage
- Formulating problems and analyze success
- Cost formulation

## This Class: Toolkit

- Dynamic Programming
- Linear Programming (LP, ILP)
- Graph Algorithms
- Greedy Algorithms
- Randomization
- Search
- Heuristics
- Approximation Algorithms
- SAT

## This Class: Decomposition

- Provisioning
- Scheduling
- Logic Optimization
- Covering/gate-mapping
- Partitioning
- Placement
- Routing

## Student Requirements

- Reading
- Class
- Homework/Projects
  - Will involve programming algorithms
  - 6 (roughly 2 week intervals)

## Graduate Class

- Assume you are here to learn
  - Motivated
  - Mature
  - Not just doing minimal to get by and get a grade

## Materials

- Reading
  - Mostly online (some handouts)
  - If online, linked to reading page on web; I assume you will download/print/read.
- Lecture slides
  - I'll try to link to web page by 10am (maybe 9am?); you can print

## Misc.

- Web page
  - <http://www.seas.upenn.edu/~ese535/>
- [make sure get names/emails]
  - Discuss programming experience
  - Discuss optimization problems
    - ...goals from experience/research

## Questions?

## Today's Big Ideas

- Human time limiter
- Leverage: raise abstraction+fill in details
- Problems complex (human, machine)
- Decomposition necessary evil (?)
- Implement semantics
  - but may transform to reduce costs
- Dominating effects
- Problem structure
- Optimal solution depend on cost (objective)