

ESE535: Electronic Design Automation

Day 23: April 22, 2009
Statistical Static Timing Analysis



Penn ESE535 Spring 2009 -- DeHon


Today

- Sources of Variation
- Limits of Worst Case
- Optimization for Parametric Yield
- Statistical Analysis

2

Central Problem

- As our devices approach the atomic scale, we must deal with statistical effects governing the placement and behavior of individual atoms and electrons.




Penn ESE535 Spring 2009 -- DeHon

- Transistor critical dimensions
 - Atomic discreteness
 - Subwavelength litho
 - Etch/polish rates
 - Focus
- Number of dopants
- Dopant Placement

3

Oxide Thickness




[Asenov et al. TRED 2002]

Fig. 1. (a) Typical profile of the random Si/SiO_x interface in a 10 × 10 μm² MOSFET, formed by (b) an equivalent concentration contour obtained from DQ simulations, and (c) the potential distribution.

Penn ESE535 Spring 2009 -- DeHon

Line Edge Roughness

- 1.2 μm and 2.4 μm lines




From:
http://www.microtechweb.com/2d/lw_pict.htm

Penn ESE535 Spring 2009 -- DeHon

5

Phase Shift Masking




Source
<http://www.synopsys.com/Tools/Manufacturing/MaskSynthesis/PSMCreate/Pages/default.aspx>

6

Penn ESE535 Spring 2009 -- DeHon


Line Edges (PSM)



Source:
http://www.solid-state.com/display_article/122066/5/none/none/Feat/Developments-in-materials-for-157nm-photoresists
 Penn ESE535 Spring 2009 – DeHon


7

Intel 65nm SRAM (PSM)



Source:
http://www.intel.com/technology/itj/2008/v12i2/5-design/figures/Figure_5_1ggif
 Penn ESE535 Spring 2009 – DeHon


Statistical Dopant Placement



Penn ESE535 Spring 2009 – DeHon

[Bernstein et al, IBM JRD 2006]

V_{th} Variability @ 65nm




Penn ESE535 Spring 2009 – DeHon

[Bernstein et al, IBM JRD 2006]

Parameter Variation

$$I_{ds} = \left(\frac{\mu C_{OX}}{2} \right) \left(\frac{W}{L} \right) (V_{gs} - V_{th})^2$$

- Parameters will vary from device-to-device on the die
 - Include transistor threshold (V_{th})



Penn ESE535 Spring 2009 – DeHon







Sverdlov et al. TRED v50n9p1926 2003

11

ITRS 2005 Variation

Table 18a Design-for-Manufacturability—Near-term Years										Driver
Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013	Driver
DRAM % Pitch rows (continued)	80	70	65	37	50	45	49	36	32	
Mask cost (\$m)										
from publicly available data	1.5	2.2	3.0	4.5	6.0	9.0	12.0	18.0	24.0	SOC
% V_{th} Variability	10%	10%	10%	10%	10%	10%	10%	10%	10%	SOC
t_{var}										
% V_{th} vs										
Die										
% V_{th} vs										
Int.										
% V_{th} vs										
CD										
% V_{th} vs										
Var. seen on chip										
% V_{th} vs										
Var. seen on chip										
% V_{th} variability	10%	10%	10%	10%	10%	10%	10%	10%	10%	SOC
Doping Variability Impact on V_{th}										
% V_{th} variability	81%	81%	81%	81%	112%	112%	112%	112%	112%	SOC
% V_{th} variability	81%	81%	81%	81%	112%	112%	112%	112%	112%	SOC
% CD variability										
CD for new, right add doping layer	10%	10%	10%	10%	10%	10%	10%	10%	10%	SOC
% circuit performance variability	66%	61%	62%	65%	66%	69%	69%	69%	69%	SOC
circuit comprising gates and wires	66%	61%	62%	65%	66%	69%	69%	69%	69%	SOC
% circuit power variability	66%	61%	60%	61%	61%	62%	62%	62%	62%	SOC
circuit comprising gates and wires	66%	61%	60%	61%	61%	62%	62%	62%	62%	SOC

Penn ESE535 Spring 2009 – DeHon



Sequential Paths

- $T_{\text{path}} = t_0 + t_1 + t_2 + t_3 + \dots + t_{(d-1)}$
- T_{path}
 - Mean $d \times \tau$
 - Variance = $\sqrt{d} \times \sigma$
- 3 sigma delay on path: $d \times \tau + 3\sqrt{d} \times \sigma$
 - Worst case per component would be: $d \times (\tau + 3\sigma)$
 - Overestimate d vs. \sqrt{d}

Penn ESE535 Spring 2009 – DeHon

19

SSTA vs. Corner Models

- STA with corners predicts 225ps
- SSTA predicts 162ps at 3σ
- SSTA reduces pessimism by 28%

[Slide composed by Nikil Mehta]

Penn ESE535 Spring 2009 -- DeHon





Fig. 11. EinsStat result on industrial ASIC design for early mode slacks.

Source: IBM, TRCAD 2006

Phenomena 2: Parallel Paths

- Cycle time limited by slowest path
- $T_{\text{cycle}} = \max(T_{p0}, T_{p1}, T_{p2}, \dots, T_{p(n-1)})$
- $P(T_{\text{cycle}} < T_0) = P(T_{p0} < T_0) \times P(T_{p1} < T_0) \dots$
 - = $[P(T_p < T_0)]^n$
- $0.5 = [P(T_p < T_{50})]^n$
- $P(T_p < T_{50}) = (0.5)^{(1/n)}$



Penn ESE535 Spring 2009 – DeHon


System Delay

- $P(T_p < T_{50}) = (0.5)^{(1/n)}$
 - $N=10^8 \rightarrow 0.999999993$
 - $1-7 \times 10^{-9}$
 - $N=10^{10} \rightarrow 0.99999999993$
 - $1-7 \times 10^{-11}$
- For 50% yield want
 - 6 to 7 σ
 - $T_{50} = T_{\text{mean}} + 7\sigma_{\text{path}}$

Penn ESE535 Spring 2009 -- DeHon

22


System Delay



Penn ESE535 Spring 2009 – DeHon


23

System Delay




Penn ESE535 Spring 2009 -- DeHon

Corners Misleading



Penn ESE535 Spring 2009 – DeHon


SSTA gain relative to 3σ corner analysis: Random



Penn ESE535 Spring 2009 – DeHon

But does worst-case mislead?

- STA with worst-case says these are equivalent:



27

Penn ESE535 Spring 2009 – DeHon

What do we need to do?

- Ideal:
 - Compute PDF for delay at each gate
 - Compute delay of a gate as a PDF from:
 - PDF of inputs
 - PDF of gate delay

28

Penn ESE535 Spring 2009 – DeHon

Delay Calculation Day 15

AND rules

$i_1 \rightarrow$	0	1	2
$i_2 \downarrow$	0	0	0
0	$MIN(l_1, l_2) + d$ $MIN(u_1, u_2) + d$	$l_2 + d$ $u_2 + d$	$MIN(l_1, l_2) + d$ $u_2 + d$
1	0 $l_1 + d$ $u_1 + d$	1 $MAX(l_1, l_2) + d$ $MAX(u_1, u_2) + d$	2 $l_1 + d$ $MAX(u_1, u_2) + d$
2	0 $MIN(l_1, l_2) + d$ $u_1 + d$	2 $l_2 + d$ $MAX(u_1, u_2) + d$	2 $MIN(l_1, l_2) + d$ $MAX(u_1, u_2) + d$

29

Penn ESE535 Spring 2009 – DeHon

What do we need to do?


- Ideal:
 - compute PDF for delay at each gate
 - Compute delay of a gate as a PDF from:
 - PDF of inputs
 - PDF of gate delay
 - Need to compute for distributions
 - SUM
 - MAX (maybe min)

30

Penn ESE535 Spring 2009 – DeHon

Dealing with PDFs

- Simple model assume all PDFs are Gaussian
 - Model with mean, σ
 - Imperfect
 - Not all phenomena are Gaussian
 - Sum of Gaussians is Gaussian
 - Max of Gaussians is **not** a Gaussian



31

Penn ESE535 Spring 2009 -- DeHon

Sum of Gaussians

- Two Gaussians
 - A, σ_A and B, σ_B
 - SUM = (A+B), $\sqrt{\sigma_A^2 + \sigma_B^2}$
 - If identical
 - SUM = $2A, \sigma_A\sqrt{2}$

Penn ESE535 Spring 2009 -- DeHon

32

Tightness Probability (toward max)

$$\begin{aligned}\phi(x) &\equiv \frac{1}{\sqrt{2\pi}} \exp\left(-\frac{x^2}{2}\right) && \text{Gaussian PDF with zero mean and unit variance} \\ \Phi(y) &\equiv \int_{-\infty}^y \phi(x) dx && \text{Prob}(X < y) \\ \theta &\equiv (\sigma_A^2 + \sigma_B^2 - 2\rho\sigma_A\sigma_B)^{\frac{1}{2}} && \text{Standard deviation of SUM(A,B)} \\ T_A &= \int_{-\infty}^{\infty} \frac{1}{\sigma_A} \phi\left(\frac{x-a_0}{\sigma_A}\right) \Phi\left(\frac{\frac{x-b_0}{\sigma_B} - \rho\left(\frac{x-a_0}{\sigma_A}\right)}{\sqrt{1-\rho^2}}\right) dx \\ &= \Phi\left(\frac{a_0 - b_0}{\theta}\right), && \text{Prob}(X < (A_{\text{nom}} - B_{\text{nom}})/(\mu_{A+B}))\end{aligned}$$

[Source: Nikil Mehta]

Penn ESE535 Spring 2009 -- DeHon

MAX of Two Gaussians

$$\begin{aligned} E[\max(A, B)] &= a_0 T_A + b_0 (1 - T_A) + \theta \phi \left[\frac{a_0 - b_0}{\theta} \right] \\ \text{var}[\max(A, B)] &= (\sigma_A^2 + a_0^2) T_A + (\sigma_B^2 + b_0^2) (1 - T_A) \\ &\quad + (a_0 + b_0) \theta \phi \left(\frac{a_0 - b_0}{\theta} \right) \\ &\quad - \{E[\max(A, B)]\}^2. \end{aligned} \tag{10}$$

- Expected value
 - Weighted sum of means
 - Additional term which adds fraction of σ of $\text{SUM}(A, B)$
 - Variance
 - Weighted sum of variance
 - Some other terms?


Penn ESE535 Spring 2009 -- DeHon

[Source: Nikil Mehta]

34

MAX of Two Identical Gaussians

- Given two identical Gaussians A and B with μ and σ
 - Plug into equations
 - $E[\text{MAX}(A,B)] = \mu + \sigma/(\pi)^{1/2}$
 - $\text{VAR}[\text{MAX}(A,B)] = \sigma^2 - \sigma/\pi$




[Source: Nikil Mehta]

39

STA Example

- Example circuit
 - Each component has a **delay**
 - Nets are numbered




36

[Source: Nikil Mehta]

STA Example

- Transform into a timing graph

- Nodes = nets
- Edges = gates (many edges can correspond to the same gate)




Penn ESE535 Spring 2009 -- DeHon

37

[Source: Nikil Mehta]

STA Example

- Goal is to compute arrival time on output




Penn ESE535 Spring 2009 -- DeHon

38

[Source: Nikil Mehta]

STA Example



Penn ESE535 Spring 2009 -- DeHon


39

[Source: Nikil Mehta]

STA Example

- For nodes with multiple inputs

- Arrival time = MAX(input arrival times)




Penn ESE535 Spring 2009 -- DeHon

40

[Source: Nikil Mehta]

STA Example




Penn ESE535 Spring 2009 -- DeHon

41

[Source: Nikil Mehta]

STA Example




Penn ESE535 Spring 2009 -- DeHon

42

[Source: Nikil Mehta]

SSTA Example


- Represent **delay** and arrival time statistically (μ, σ)
- Picking large variance (10) for all delays



[Source: Nikil Mehta]

SSTA Example


- Perform statistical SUM's
- Once we get to node 5, calculate **tightness probabilities** of input edges
 - Will allow us to perform statistical MAX
 - MAX is computed pairwise



[Source: Nikil Mehta]

SSTA Example


- Finish forward pass
 - Now, have statistical delay pdf of circuit
 - Normal distribution with $\mu=51$ and $\sigma=15$




[Source: Nikil Mehta]

SSTA Example

- Also have statistical criticality of all paths
 - Criticality = Product of tightness probabilities along path
 - SSTA outputs list of paths in order of criticality
- On backward pass can calculate
 - Statistical slack
 - Statistical node/edge criticality



Probability of Path Being Critical






[Source: Intel DAC 2005]

47

Penn ESE535 Spring 2009 -- DeHon

More Technicalities

- Correlation
 - Physical on die
 - In path (reconvergent fanout)
 - Makes result conservative
 - Gives upper bound
 - Can compute lower



Graphics from: Noel Menezes (top) and Nikil Mehta (bottom)

48

SSTA vs. Monte Carlo Verification Time

TABLE II
MONTE CARLO VERSUS EinsStat COMPARISON

Test case	Gates	EinsStat CPU	Monte Carlo		
			Samples	Sequential CPU dd:hh:mm:ss	Parallel CPU dd:hh:mm:ss
1	18	1 sec.	100000	5:57	N/A
2	3042	2 sec.	100000	2:01:15:10	2:46:55
3	11937	7 sec.	10000	0:20:33:40	51:05
4	70216	59 sec.	10000	N/A	4:36:12

Source: IBM, TRCAD 2006

49

Penn ESE535 Spring 2009 -- DeHon

Using SSTA in FPGA CAD

[Slide composed by Nikil Mehta]

• Le Hei

- FPGA2007
- SSTA Synthesis, Place, Route

• Kia

- FPGA2007
- Route with SSTA

Circuit	process variation settings (Set)						
	global	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%
ex5ip	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
alu4	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
misex3	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
apex2	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
apex4	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
pdi	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
seq	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
des	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
qdp	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
ext1010	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
frisc	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
elliptic	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
bigkey	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
s298	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
tseng	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
diffeq	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
dsp	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
s38417	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
s38541	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
clms	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%
Mean	5.0%	10.0%	15.0%	20.0%	25.0%	30.0%	35.0%

Table 6: Comparison of mean delay and standard deviation between deterministic and stochastic flows under various process variation assumptions (based on the geometric mean of 20 MCNC designs).

Penn

Summary

- Nanoscale fabrication is a statistical process
- Delays are PDFs
- Assuming each device is worst-case delay is too pessimistic
 - Wrong prediction about timing
 - Leads optimization in wrong direction
- Reformulate timing analysis as statistical calculation
- Estimate the PDF of circuit delays
- Use this to drive optimizations

51

Penn ESE535 Spring 2009 -- DeHon

Admin

- Reading for Monday online
- Online Course Evaluations
 - <http://www.upenn.edu/eval>

52

Penn ESE535 Spring 2009 -- DeHon

Big Ideas:

- Coping with uncertainty
- Statistical Reasoning and Calculation

53

Penn ESE535 Spring 2009 -- DeHon